NDLI: Effective datapath logic extraction techniques using connection vectors

Content Provider	IET Digital Library
Author	Wang, Yu Yeo, Donghoon Shin, Hyunchul
Abstract	Datapath macros are essential components of integrated circuits. The high regularity of datapaths allows compact layout design during placement. In some cases, datapath macros are manually pre-designed and pre-placed. However, datapath macros are frequently mixed with other circuits and they need to be extracted to capitalise on their regularity. In this study, the cells of a given circuit are accurately classified based on their size and pin information, and novel connection vectors to represent aspects of the connectivity among the cells have been proposed. By using the connection vectors of the cells, the similarity of connections is evaluated to extract potential datapath stages that constitute functional steps of a datapath. Two new efficient datapath logic extraction techniques (EDLETs) have been implemented based on the connection vectors for extracting potential datapaths in the circuit. One is the procedure-based method, and the other is the machine learning-based method. When compared with state-of-the-art methods, the experiments show that both the procedure-based and the learning-based methods proposed in this study efficiently extract potential datapaths from the Modified International Symposium on Physical Design (MISPD) 2011 Datapath Benchmark Suite. The extraction results of the proposed EDLET can be forwarded to a datapath placement tool for placing datapaths with a regular structure.
Starting Page	741
Ending Page	747
Page Count	7
ISSN	1751858X
Volume Number	13
e-ISSN	17518598
Issue Number	Issue 6, Sep (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/13/6
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2018.5083
Journal	IET Circuits, Devices & Systems
Publisher Date	2019-02-04
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Compact Layout Design Connection Vector Datapath Logic Extraction Datapath Macros Datapath Placement Tool Datapath Stages Digital Circuit Design, Modelling And Testing Integrated Circuit Design Integrated Circuit Layout Knowledge Engineering Technique Learning in AI Logic And Switching Circuit Logic Circuit Logic Design Method Machine Learning MISPD 2011 Datapath Benchmark Suite Pin Information
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Effective regularity extraction and placement techniques for datapath-intensive circuits

Analytical approach to layout generation of datapath cells

SimPL: An Effective Placement Algorithm

Structure-Aware Placement Techniques for Designs With Datapaths

Architecture-aware routability-driven placer for large-scale mixed-size designs

RBI: Simultaneous Placement and Routing Optimization Technique

Incremental layout placement modification algorithms

Feedforward Neural Network Models for FPGA Routing Channel Width Estimation

Autocell: A Layout Tool for CMOS Standard Cell Design

Effective datapath logic extraction techniques using connection vectors

Similar Documents

Effective regularity extraction and placement techniques for datapath-intensive circuits

Analytical approach to layout generation of datapath cells

SimPL: An Effective Placement Algorithm

Structure-Aware Placement Techniques for Designs With Datapaths

Architecture-aware routability-driven placer for large-scale mixed-size designs

RBI: Simultaneous Placement and Routing Optimization Technique

Incremental layout placement modification algorithms

Feedforward Neural Network Models for FPGA Routing Channel Width Estimation

Autocell: A Layout Tool for CMOS Standard Cell Design

Effective datapath logic extraction techniques using connection vectors