NDLI: Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate array

Please wait, while we are loading the content...

Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate array

Measurement of the dynamic response of MEMS thermal actuators based on blurred still images by wavelet transform

Modelling and evaluation of HF-RFID signal propagation characterisations under material properties variation

Positive dc corona inception on dielectric-coated stranded conductors in air

Research on visible light and infrared vision real-time detection system for conveyor belt longitudinal tear

Scaled correlation analysis of electroencephalography: a new measure of signal influence

Statistical investigation of AC breakdown voltage of nanofluids compared with mineral and natural ester oil

Technique for QRS complex detection using particle swarm optimisation

Using the three-parameter Weibull distribution in assessment of threshold strength of pressboard impregnated by different liquid dielectrics

Vision-based markerless measurement system for relative vessel positioning

Volume 10 (2016) : Issue 5, Aug

Volume 10 (2016) : Issue 4, Jul

Volume 10 (2016) : Issue 3, May

Volume 10 (2016) : Issue 2, Mar

Volume 10 (2016) : Issue 1, Jan

IET Signal Processing

IET Wireless Sensor Systems

Micro & Nano Letters

The Journal of Engineering

Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate array

Content Provider	IET Digital Library
Author	Dwivedi, Atul Kumar Ghosh, Subhojit Londhe, Narendra D.
Abstract	Motivated by the need of reducing power consumption (PC) in two dimensional (2D) finite impulse response (FIR) filters, in this work, the 2D FIR filter design task is formulated as an optimisation problem that seeks to attain the desired frequency response and reduces PC. The optimisation problem has been solved using the modified version of artificial bee colony algorithm. The applicability of the proposed approach has been evaluated by designing circular shaped 2D FIR filters for a set of specifications in frequency domain. The designed filters have been compared with other reported state of the art techniques. The evaluation is carried out in terms of pass band and stop band ripple minimisation, convergence profile and PC during filter execution in hardware. The proposed technique is found to outperform all other techniques in achieving minimum ripple for a given filter order. To prove the effectiveness of the proposed approach for PC reduction, the designed filters have been implemented in hardware using field-programmable gate array (xc7vx485t-2ffg1761). The PC computed using Xilinx X-power analyser shows that 23.53% power can be saved using the proposed approach as compared with conventional design approaches.
Starting Page	671
Ending Page	678
Page Count	8
ISSN	17518822
Volume Number	10
e-ISSN	17518830
Issue Number	Issue 6, Sep (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-smt/10/6
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-smt.2016.0069
Journal	IET Science, Measurement & Technology
Publisher Date	2016-09-01
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Algebra Band-pass Filter Band-stop Filter Circular Shaped 2D FIR Filter Cooling Field Programmable Gate Array Field-programmable Gate Array Filtering Method in Signal Processing FIR Filter Frequency Domain Analysis Hamming Distance Logic And Switching Circuit Logic Circuit Low Power 2D Finite Impulse Response Filter Design Low Power Two-dimensional FIR Filter Maintenance Minimisation Modified Artificial Bee Colony Algorithm Optimisation Problem Optimisation Technique Pass Band Ripple Minimisation PC Power Consumption Signal Processing Theory Singular Value Decomposition Stop Band Ripple Minimisation Xilinx X-power Analyser
Content Type	Text
Resource Type	Article
Subject	Atomic and Molecular Physics, and Optics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modified artificial bee colony optimisation based FIR filter design with experimental validation using field-programmable gate array

Multiplicative finite impulse response filters: implementations and applications using field programmable gate arrays

Comparative study of 16-order FIR filter design using different multiplication techniques

High performance and low-power finite impulse response filter based on ring topology with modified retiming serial multiplier on FPGA

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

Algorithm for realisation, parameter analysis, and measurement of pipelined separable 3D finite impulse response filters composed of Givens rotation structures

Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension

Design of two-dimensional FIR filters with quadrantally symmetric properties using the 2D L 1-method

Design of FIR second-degree differentiator for frequency estimation

Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate array

Similar Documents

Modified artificial bee colony optimisation based FIR filter design with experimental validation using field-programmable gate array

Multiplicative finite impulse response filters: implementations and applications using field programmable gate arrays

Comparative study of 16-order FIR filter design using different multiplication techniques

High performance and low-power finite impulse response filter based on ring topology with modified retiming serial multiplier on FPGA

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

Algorithm for realisation, parameter analysis, and measurement of pipelined separable 3D finite impulse response filters composed of Givens rotation structures

Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension

Design of two-dimensional FIR filters with quadrantally symmetric properties using the 2D L 1-method

Design of FIR second-degree differentiator for frequency estimation

Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate array