NDLI: Algorithm for realisation, parameter analysis, and measurement of pipelined separable 3D finite impulse response filters composed of Givens rotation structures

Please wait, while we are loading the content...

Algorithm for realisation, parameter analysis, and measurement of pipelined separable 3D finite impulse response filters composed of Givens rotation structures

EMI signal feature enhancement based on extreme energy difference and deep auto-encoder

Filter bank properties of envelope modified EMD methods

Forward–backward particle smoother for non-linear systems with one-step random measurement delay

Hard component detection of transient noise and its removal using empirical mode decomposition and wavelet-based predictive filter

Hybrid anti-jamming approach for kinematic global positioning system receivers

Hybrid classification approach using extreme learning machine and sparse representation classifier with adaptive threshold

JPEG-based scalable privacy protection and image data utility preservation

New approach for short utterance speaker identification

Performance improvement of monaural speech separation system using image analysis techniques

Radar pulse completion and high-resolution imaging with SAs based on reweighted ANM

Realising the decomposition of a multi-frequency signal under the coloured noise background by the adaptive stochastic resonance in the non-linear system with periodic potential

Robust adaptive filtering for extended target tracking with heavy-tailed noise in clutter

TDOA and FDOA based source localisation via importance sampling

Volume 12 (2018) : Issue 6, Aug

Volume 12 (2018) : Issue 5, Jul

Volume 12 (2018) : Issue 4, Jun

Volume 12 (2018) : Issue 3, May

Volume 12 (2018) : Issue 2, Apr

Volume 12 (2018) : Issue 1, Feb

IET Wireless Sensor Systems

Micro & Nano Letters

The Journal of Engineering

Algorithm for realisation, parameter analysis, and measurement of pipelined separable 3D finite impulse response filters composed of Givens rotation structures

Content Provider	IET Digital Library
Author	Poczekajło, Paweł Wawryn, Krzysztof
Abstract	A novel algorithm for the realisation of an orthogonal digital system performing three-dimensional filtering for a separable transfer function is presented in this study. The algorithm is based on a state-space approach and consists of synthesis and implementation algorithms. A structure composed of Givens rotators and delay elements is obtained. A coordinate rotation digital computer algorithm has been used to implement Givens rotators in a pipelined structure. The obtained structure has been realised on a field-programmable gate array (FPGA) chip and its performance has been evaluated. It achieved good finite precision, good sensitivity of filter amplitude to filter coefficients, less noise, better impulse response, and less FPGA chip occupation. To verify the obtained results, they have been compared to the results obtained using a direct-form structure consisting of adders, multipliers, and delay elements.
Starting Page	857
Ending Page	867
Page Count	11
ISSN	17519675
Volume Number	12
e-ISSN	17519683
Issue Number	Issue 7, Sep (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-spr/12/7
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-spr.2017.0450
Journal	IET Signal Processing
Publisher Date	2018-03-23
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Coordinate Rotation Digital Computer Algorithm Field Programmable Gate Array Field-programmable Gate Array Filtering Method in Signal Processing FIR Filter FPGA Chip Occupation Givens Rotation Structure Logic And Switching Circuit Logic Circuit Orthogonal Digital System Parameter Analysis Pipeline Processing Pipelined Separable 3D Finite Impulse Response Filter Separable Transfer Function Signal Processing Theory State-Space Approach Three-dimensional Filtering Transfer Function
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multiplicative finite impulse response filters: implementations and applications using field programmable gate arrays

Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension

Original structure for Walsh–Hadamard transform on sliding window

Modified artificial bee colony optimisation based FIR filter design with experimental validation using field-programmable gate array

Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate array

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

Multi-core hardware realisation of the quasi maximum likelihood PPS estimator

Pipelined median architecture

High performance and low-power finite impulse response filter based on ring topology with modified retiming serial multiplier on FPGA

Algorithm for realisation, parameter analysis, and measurement of pipelined separable 3D finite impulse response filters composed of Givens rotation structures

Similar Documents

Multiplicative finite impulse response filters: implementations and applications using field programmable gate arrays

Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension

Original structure for Walsh–Hadamard transform on sliding window

Modified artificial bee colony optimisation based FIR filter design with experimental validation using field-programmable gate array

Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate array

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

Multi-core hardware realisation of the quasi maximum likelihood PPS estimator

Pipelined median architecture

High performance and low-power finite impulse response filter based on ring topology with modified retiming serial multiplier on FPGA

Algorithm for realisation, parameter analysis, and measurement of pipelined separable 3D finite impulse response filters composed of Givens rotation structures