NDLI: Memory-efficient buffering method and enhanced reference template for embedded automatic speech recognition system

Please wait, while we are loading the content...

Biosurface and Biotribology

CAAI Transactions on Intelligence Technology

CIRED - Open Access Proceedings Journal

Chinese Journal of Electronics

Cognitive Computation and Systems

Electronics Letters

Energy Conversion and Economics

Engineering & Technology

Engineering Biology

Healthcare Technology Letters

High Voltage

IET Biometrics

IET Circuits, Devices & Systems

IET Collaborative Intelligent Manufacturing

IET Communications

IET Computer Vision

IET Computers & Digital Techniques

Volume 9 (2015) : Issue 6, Nov

Volume 9 (2015) : Issue 5, Sep

Volume 9 (2015) : Issue 4, Jul

Volume 9 (2015) : Issue 3, May

Heuristic algorithm for periodic clock optimisation in scheduling-based latency-insensitive design

High throughput and secure advanced encryption standard on field programmable gate array with fine pipelining and enhanced key expansion

Memory-efficient buffering method and enhanced reference template for embedded automatic speech recognition system

Path delay test generation at functional level

System-level assertions: approach for electronic system-level verification

Volume 9 (2015) : Issue 2, Mar

Volume 9 (2015) : Issue 1, Jan

IET Control Theory & Applications

IET Cyber-Physical Systems: Theory & Applications

IET Cyber-Systems and Robotics

IET Electric Power Applications

IET Electrical Systems in Transportation

IET Energy Systems Integration

IET Generation, Transmission & Distribution

IET Image Processing

IET Information Security

IET Intelligent Transport Systems

IET Microwaves, Antennas & Propagation

IET Nanobiotechnology

IET Nanodielectrics

IET Networks

IET Optoelectronics

IET Power Electronics

IET Quantum Communication

IET Radar, Sonar & Navigation

IET Renewable Power Generation

IET Science, Measurement & Technology

IET Signal Processing

IET Wireless Sensor Systems

Micro & Nano Letters

The Journal of Engineering

Memory-efficient buffering method and enhanced reference template for embedded automatic speech recognition system

Content Provider	IET Digital Library
Author	Chou, Chih Hung Kuan, Ta Wen Lin, Po Chuan Chen, Bo Wei Wang, Jhing Fa
Abstract	This work realises a memory-efficient embedded automatic speech recognition (ASR) system on a resource-constrained platform. A buffering method called ultra-low queue-accumulator buffering is presented to efficiently use the constrained memory to extract the linear prediction cepstral coefficient (LPCC) feature in the embedded ASR system. The optimal order of the LPCC is evaluated to balance the recognition accuracy and the computational cost. In the decoding part, the proposed enhanced cross-words reference templates (CWRTs) method is incorporated into the template matching method to reach the speaker-independent characteristic of ASR tasks without the large memory burden of the conventional CWRTs method. The proposed techniques are implemented on a 16-bit microprocessor GPCE063A platform with a 49.152 MHz clock, using a sampling rate of 8 kHz. Experimental results demonstrate that recognition accuracy reaches 95.22% in a 30-sentence speaker-independent embedded ASR task, using only 0.75 kB RAM.
Starting Page	153
Ending Page	164
Page Count	12
ISSN	17518601
Volume Number	9
e-ISSN	1751861X
Issue Number	Issue 3, May (2015)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cdt/9/3
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2014.0008
Journal	IET Computers & Digital Techniques
Publisher Date	2014-09-08
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	30-sentence Speaker-independent Embedded ASR Task Buffer Storage Constrained Memory CWRTs Method Decoding Decoding Part Embedded ASR System Enhanced Cross-word Reference Template Method Enhanced Reference Template Feature Extraction Frequency 49.152 MHz Frequency 8 KHz Linear Prediction Cepstral Coefficient Feature Extraction LPCC Feature Extraction Memory Circuit Memory-efficient Buffering Method Memory-efficient Embedded Automatic Speech Recognition System Microprocessor Chips Microprocessor GPCE063A Platform Microprocessors And Microcomputer RAM Resource-constrained Platform Semiconductor Storage Speaker Recognition Speaker-independent Characteristic Speech And Audio Coding Speech Coding Speech Processing Technique Speech Recognition And Synthesis Template Matching Method Ultra-low Queue-accumulator Buffering Word Length 16 Bit
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

TEnet: target speaker extraction network with accumulated speaker embedding for automatic speech recognition

Speech processing at BBN

Two-stage spoken term detection system for under-resourced languages

Wake-Up-Word Feature Extraction on FPGA

Design and Implementation of an Efficient Language Independent Speaker Recognition System

A Speech-and-Speaker Identification System: Feature Extraction, Description, and Classification of Speech-Signal Image

Implementation of speech feature extraction for low-resource devices

Optimising Speaker-Dependent Feature Extraction Parameters to Improve Automatic Speech Recognition Performance for People with Dysarthria

Robust Automatic Recognition of Birdsongs and Human Speech: a Template-Based Approach

Memory-efficient buffering method and enhanced reference template for embedded automatic speech recognition system

Similar Documents

TEnet: target speaker extraction network with accumulated speaker embedding for automatic speech recognition

Speech processing at BBN

Two-stage spoken term detection system for under-resourced languages

Wake-Up-Word Feature Extraction on FPGA

Design and Implementation of an Efficient Language Independent Speaker Recognition System

A Speech-and-Speaker Identification System: Feature Extraction, Description, and Classification of Speech-Signal Image

Implementation of speech feature extraction for low-resource devices

Optimising Speaker-Dependent Feature Extraction Parameters to Improve Automatic Speech Recognition Performance for People with Dysarthria

Robust Automatic Recognition of Birdsongs and Human Speech: a Template-Based Approach

Memory-efficient buffering method and enhanced reference template for embedded automatic speech recognition system