NDLI: The analogy of matchline sensing techniques for content addressable memory (CAM)

Content Provider	IET Digital Library
Author	Mishra, Sandeep Mahendra, Telajala Venkata Hussain, Sheikh Wasmir Dandapat, Anup
Abstract	Performance of a memory depends on the storage stability, yield and sensing speed. Differential input and the latching time of sense amplifiers are considered as primary performance factors in static random access memory. In a content addressable memory (CAM), the sensing is carried out through the matchline (ML) and the time for evaluation is the key to decide the search speed. The density of CAM is on a rise to accommodate a higher amount of information which increases the power dissipation associated with it. Issues such as the logical threshold variation and lower noise margin between match and mismatch are critical in the operation of a CAM. A good ML sensing technique can reduce the ML power with enhanced evaluation speed. This work provides an analogy of various ML sensing techniques based on their pre-charging, evaluation and performance improvement strategies. Estimation on the power dissipation and evaluation time are made and in-depth analysis on their power-speed-overhead trade-off are carried on 64-bit CAM macros.
Starting Page	87
Ending Page	96
Page Count	10
ISSN	17518601
Volume Number	14
e-ISSN	1751861X
Issue Number	Issue 3, May (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cdt/14/3
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2019.0178
Journal	IET Computers & Digital Techniques
Publisher Date	2020-02-18
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Amplifiers Associative Storage CAM Macros Content Addressable Memory Content-addressable Storage Digital Circuit Design, Modelling And Testing Flip Flops Latching Time Logic And Switching Circuit Logic Circuit Logical Threshold Variation Matchline Sensing Memory Circuit ML Power ML Sensing Technique Performance Improvement Power Dissipation Power-speed-overhead Trade-off Primary Performance Factors Sense Amplifiers Static Random Access Memory Storage Stability
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Precharge free dynamic content addressable memory

Dual-Port Content Addressable Memory for Cache Memory Applications

Content-addressable memory (CAM) circuits and architectures: a tutorial and survey

Single-ended structure sense-amplifier-based flip-flop for low-power systems

Low Power High Performance Content Addressable Memory Architectures

Low-Leakage Storage Cells for Ternary Content Addressable Memories

Low-power high-performance nand match line content addressable memories

Sub-threshold SRAM bit cell pnn for VDDmin and power reduction

Metallic tube-tolerant ternary dynamic content-addressable memory based on carbon nanotube transistors

The analogy of matchline sensing techniques for content addressable memory (CAM)

Similar Documents

Precharge free dynamic content addressable memory

Dual-Port Content Addressable Memory for Cache Memory Applications

Content-addressable memory (CAM) circuits and architectures: a tutorial and survey

Single-ended structure sense-amplifier-based flip-flop for low-power systems

Low Power High Performance Content Addressable Memory Architectures

Low-Leakage Storage Cells for Ternary Content Addressable Memories

Low-power high-performance nand match line content addressable memories

Sub-threshold SRAM bit cell pnn for VDDmin and power reduction

Metallic tube-tolerant ternary dynamic content-addressable memory based on carbon nanotube transistors

The analogy of matchline sensing techniques for content addressable memory (CAM)