NDLI: PLL based on extended trigonometric function delayed signal cancellation under various adverse grid conditions

Please wait, while we are loading the content...

Comparative analysis of three-level dual active bridge DC–DC converter between reflux-power-optimised and current-stress-optimised phase shift control

Composite adaptive model predictive control for DC–DC boost converters

Control of a high-voltage bidirectional dc–dc flyback converter for driving DEAs

Effect of inductor parasitic resistances on the voltage gain of high step-up DC–DC converters for electric vehicle applications

Evaluation of an interleaved boost converter powered by fuel cells and connected to the grid via voltage source inverter

Global accurate estimation of positive- and negative-sequence voltage components for variable frequency AC systems

High step-up dc/dc converter using switch-capacitor techniques and lower losses for renewable energy applications

Modified harmonic minimisation technique for doubly fed induction generators with solar-wind hybrid system using biogeography-based optimisation

PLL based on extended trigonometric function delayed signal cancellation under various adverse grid conditions

Selective harmonic elimination in multilevel inverter using hybrid APSO algorithm

Sensorless control of an H-bridge inverter with output inductor-capacitor filter

Study on the derivation of the continuous input current high-voltage gain DC/DC converters

Volume 11 (2018) : Issue 9, Aug

Volume 11 (2018) : Issue 8, Jul

Volume 11 (2018) : Issue 7, Jun

Volume 11 (2018) : Issue 6, May

Volume 11 (2018) : Issue 5, May

Volume 11 (2018) : Issue 4, Apr

Volume 11 (2018) : Issue 3, Mar

Volume 11 (2018) : Issue 2, Feb

Volume 11 (2018) : Issue 1, Jan

IET Quantum Communication

IET Radar, Sonar & Navigation

IET Renewable Power Generation

IET Science, Measurement & Technology

IET Signal Processing

IET Wireless Sensor Systems

Micro & Nano Letters

The Journal of Engineering

PLL based on extended trigonometric function delayed signal cancellation under various adverse grid conditions

Content Provider	IET Digital Library
Author	Chen, Manlin Peng, Li Wang, Bowen Kan, Jingbo
Abstract	Phase-locked loop (PLL) plays an important role in the grid-connected converters. PLL should have the ability of filtering the harmonics under the non-ideal grid voltage. Recently, the signal cancellation technique is one of the advanced methods for filtering the harmonics. However, the existing signal cancellation techniques are not able to filter all harmonics by finite operators. This study proposes an extended trigonometric function delay signal cancellation (ETFDSC) to filter all harmonics completely under the adverse grid conditions. Furthermore, the proposed ETFDSC can be flexibly applied to eliminate the harmonic series fast under the various grid conditions. Consequently, a novel PLL based on the ETFDSC (ETFDSC-PLL) is designed to track the grid phase very accurately and fast. It is noteworthy that the grid phase can be extremely fast detected by proposed ETFDSC-PLL under some adverse grid conditions, especially under unbalanced conditions. Furthermore, the ETFDSC-PLL is self-adjustable to the fundamental frequency deviations, and the excellent filtering capability and fast dynamic response can be achieved, even under large frequency variations. Finally, the simulation and experimental results are presented to validate the filtering capability and transient performances of the proposed PLL.
Starting Page	1689
Ending Page	1697
Page Count	9
ISSN	17554535
Volume Number	11
e-ISSN	17554543
Issue Number	Issue 10, Aug (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/11/10
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2017.0709
Journal	IET Power Electronics
Publisher Date	2018-04-25
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Adverse Grid Condition Demodulator Discriminators And Mixers Dynamic Response ETFDSC-PLL Extended Trigonometric Function Delayed Signal Cancellation Fast Dynamic Response Filtering Method in Signal Processing Filtering Theory Finite Operators Frequency Variations Fundamental Frequency Deviations Grid Phase Grid-connected Converter Harmonic Filtering Harmonics Modulator Nonideal Grid Voltage Phase Locked Loop Power Converter Power Grid Power Supplies to Apparatus Power Supply Quality Power System Harmonics Transient Performances
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Effective design and implementation of GSS-PLL under voltage dip and phase interruption

Novel PLL for power converters under unbalanced and distorted grid conditions

DC-offset elimination method for grid synchronisation

PLL with frequency and initial-phase-angle detectors: performance analysis and speed/robustness trade-off improvement

Grid Synchronization PLL Based on Cascaded Delayed Signal Cancellation

Performance evaluation and benchmarking of PLL algorithms for grid-connected RES applications

Analysis and Digital Implementation of Cascaded Delayed-Signal-Cancellation PLL

FPGA implementation of impedance-compensated phase-locked loop for HVDC converters

Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT

PLL based on extended trigonometric function delayed signal cancellation under various adverse grid conditions

Similar Documents

Effective design and implementation of GSS-PLL under voltage dip and phase interruption

Novel PLL for power converters under unbalanced and distorted grid conditions

DC-offset elimination method for grid synchronisation

PLL with frequency and initial-phase-angle detectors: performance analysis and speed/robustness trade-off improvement

Grid Synchronization PLL Based on Cascaded Delayed Signal Cancellation

Performance evaluation and benchmarking of PLL algorithms for grid-connected RES applications

Analysis and Digital Implementation of Cascaded Delayed-Signal-Cancellation PLL

FPGA implementation of impedance-compensated phase-locked loop for HVDC converters

Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT

PLL based on extended trigonometric function delayed signal cancellation under various adverse grid conditions