NDLI: PLL with frequency and initial-phase-angle detectors: performance analysis and speed/robustness trade-off improvement

Content Provider	IET Digital Library
Author	Zarei, Mohammad Karimadini, Mohammad
Abstract	Phase-locked loops (PLLs) are well known tools for synchronisation and measurement of the fundamental parameters of power grid signals. Signals measured in the electrical industry may contain disturbances such as harmonic distortion, dc offset, noise and unbalanced conditions which destroy the pure sinusoidal form of signals. The present study improves the trade-off between PLL disturbance-rejection capability and dynamic-response speed. An improved PLL is proposed based on frequency and initial-phase-angle detectors (FIPD) and moving average filter for measurement of the signal parameters in both single-phase and three-phase applications. The proposed PLL is called improved FIPD-based PLL (IFIP-PLL) and provides satisfactory disturbance rejection and response time. The proposed structure effectively decreases the estimation error. Simulation and experimental results show the superiority of IFIP-PLL over conventional PLLs.
Starting Page	2761
Ending Page	2770
Page Count	10
ISSN	17554535
Volume Number	12
e-ISSN	17554543
Issue Number	Issue 11, Sep (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/12/11
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2018.6001
Journal	IET Power Electronics
Publisher Date	2019-07-08
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Control of Electric Power System Demodulator Discriminators And Mixers Disturbances Dynamic-response Speed Electrical Industry FIPD-based PLL Fundamental Parameter Harmonics IFIP-PLL Improved PLL Initial-phase-angle Detector Modulator Performance Analysis Phase Locked Loop Power Grid Power Grid Signal Power Supply Quality Power System Harmonics Pure Sinusoidal Form Robust Control Satisfactory Disturbance Rejection Signal Parameter Single-phase Speed/robustness Trade Stability in Control Theory Statistics Three-phase Application
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Novel PLL for power converters under unbalanced and distorted grid conditions

Performance evaluation and benchmarking of PLL algorithms for grid-connected RES applications

Gain compensation approach for low-voltage ride-through and dynamic performance improvement of three-phase type-3 PLL

PLL based on extended trigonometric function delayed signal cancellation under various adverse grid conditions

Parameter tuning of the PLL to consider the effect on power system small-signal angular stability

Single-phase phase locked loop with DC offset and noise rejection for photovoltaic inverters

Adaptive spline-based PLL for synchronisation and power quality improvement in distribution system

DC-offset elimination method for grid synchronisation

Phase-locked loops redesign by the Lyapunov theory

PLL with frequency and initial-phase-angle detectors: performance analysis and speed/robustness trade-off improvement

Similar Documents

Novel PLL for power converters under unbalanced and distorted grid conditions

Performance evaluation and benchmarking of PLL algorithms for grid-connected RES applications

Gain compensation approach for low-voltage ride-through and dynamic performance improvement of three-phase type-3 PLL

PLL based on extended trigonometric function delayed signal cancellation under various adverse grid conditions

Parameter tuning of the PLL to consider the effect on power system small-signal angular stability

Single-phase phase locked loop with DC offset and noise rejection for photovoltaic inverters

Adaptive spline-based PLL for synchronisation and power quality improvement in distribution system

DC-offset elimination method for grid synchronisation

Phase-locked loops redesign by the Lyapunov theory

PLL with frequency and initial-phase-angle detectors: performance analysis and speed/robustness trade-off improvement