NDLI: Fault-tolerant compensation control for T-type three-level inverter with zero-sequence voltage injection

Content Provider	IET Digital Library
Author	Zhang, Jianzhong Hu, Lucai Xu, Shuai Deng, Fujin
Abstract	This study proposes a carrier-based PWM strategy with zero-sequence voltage injection for T-type three-level inverter to a tolerant open-circuit fault. The half-bridge and NP bridge open-circuit faults are analysed. The faulty switch can be identified by the average phase current and the deviation of neutral-point (NP) voltage. In the case of half-bridge failure, the fault-tolerant control reduces the distortion of phase current and the amplitude of line-to-line voltage is decreased. In the case of NP failure, the faulty pole voltage becomes two-level instead of three-level and the phase voltage is not reduced. By using the novel zero-sequence voltage injection, the NP voltage is balanced in both half-bridge and NP bridge failures, which do not require additional hardware and complex calculations. The effectiveness of the proposed fault-tolerant PWM strategy and injection of zero-sequence voltage is validated by the simulation and experiment results.
Starting Page	3774
Ending Page	3781
Page Count	8
ISSN	17554535
Volume Number	12
e-ISSN	17554543
Issue Number	Issue 14, Nov (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/12/14
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2019.0260
Journal	IET Power Electronics
Publisher Date	2019-09-09
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Average Phase Current Carrier-based PWM Strategy Compensation Current Control Distortion Electric Current Control Failure Analysis Fault Tolerant Control Fault-tolerant Compensation Control Fault-tolerant PWM Strategy Faulty Pole Voltage Faulty Switch Half-bridge Failure Line-to-line Voltage Amplitude Neutral-point Voltage Deviation Novel Zero-sequence Voltage Injection NP Bridge Open-circuit Fault NP Voltage Phase Current Distortion Phase Voltage Power Electronics Power Supply PWM Invertors Reliability Supervisory Circuit T-type Three-level Inverter Tolerant Open-circuit Fault Voltage Control
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Zero-sequence voltage injected fault tolerant scheme for multiple open circuit faults in reduced switch count-based MLDCL inverter

Reduced number of auxiliary H-bridge power cells for post-fault operation of three phase cascaded H-bridge inverter

Three-phase qZ-source inverter with fault tolerant capability

Multi-mode fault-tolerant control strategy for cascaded H-bridge multilevel inverters

Analytical current THD evaluation for three-phase voltage source inverters

Open-circuit fault diagnosis method for the T-type inverter based on analysis of the switched bridge voltage

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Suppression strategy for output unbalance of eight-switch three-phase inverter

Analysis of sine-triangle and zero-sequence injection modulation schemes for split-phase induction motor drive

Fault-tolerant compensation control for T-type three-level inverter with zero-sequence voltage injection

Similar Documents

Zero-sequence voltage injected fault tolerant scheme for multiple open circuit faults in reduced switch count-based MLDCL inverter

Reduced number of auxiliary H-bridge power cells for post-fault operation of three phase cascaded H-bridge inverter

Three-phase qZ-source inverter with fault tolerant capability

Multi-mode fault-tolerant control strategy for cascaded H-bridge multilevel inverters

Analytical current THD evaluation for three-phase voltage source inverters

Open-circuit fault diagnosis method for the T-type inverter based on analysis of the switched bridge voltage

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Suppression strategy for output unbalance of eight-switch three-phase inverter

Analysis of sine-triangle and zero-sequence injection modulation schemes for split-phase induction motor drive

Fault-tolerant compensation control for T-type three-level inverter with zero-sequence voltage injection