NDLI: Low-cost TRNG IPs

Content Provider	IET Digital Library
Author	Gomez, Hector Arenas, Julian Roa, Elkim
Abstract	This study presents a low-cost multi-throughput true random number generator (TRNG) intellectual property (IP) based on a variable-length multi-mode ring oscillator. The proposed TRNG implements a multi-throughput feature by bypassing inverter cells in the ring oscillator for reducing the loop delay. This multi-throughput feature offers the advantage of high-performance or low-power operation when needed. These options make the proposed TRNG suitable for end-to-end encryption in highly restricted devices such as Internet of Things sensor nodes. Measurement results show that the proposed TRNG passes national institute of standards and technology (NIST) tests for different throughput operations. The TRNG is embedded in a reduced instruction set computer V (RISC-V)-based system-on-chip (SoC) for periodical-driven applications, and it achieves an energy efficiency of 92 pJ at 3.7 Mbps, occupying 58 μ m × 150 μ m in a 180 nm technology. This study also presents a system technique to implement the entropy enhanced TRNGs, using multiple entropy sources. An extraction system provides high-quality random numbers with a sampling method that takes one entropy output to sample the other entropy sources. The system requires few resources, using low-cost TRNG IPs as entropy sources.
Starting Page	942
Ending Page	946
Page Count	5
ISSN	1751858X
Volume Number	14
e-ISSN	17518598
Issue Number	Issue 7, Oct (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/14/7
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2019.0535
Journal	IET Circuits, Devices & Systems
Publisher Date	2020-05-26
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Bypassing Inverter Cell Cryptography Data Security Digital Arithmetic Method Electrical/electronic Equipment End-to-end Encryption Energy 92.0 PJ Energy Conservation Energy Efficiency Energy Utilisation Entropy Entropy Source Extraction System High-quality Random Numbers Internet of Things Sensor Node Logic And Switching Circuit Logic Circuit Low Power Electronics Low-cost Multithroughput True Random Number Generator IP Low-cost TRNG IP Microprocessor Chips Microprocessors And Microcomputer NIST Tests Oscillator Random Number Generation Reduced Instruction Set Computing RISC-V-based SoC Size 150.0 Mum Size 180 Nm Size 58.0 Mum Statistics System-on-chip Throughput Operation Variable-length Multimode Ring Oscillator
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sequence-Oriented Stochastic Model of RO-TRNGs for Entropy Evaluation

0.4 mW, 0.27 pJ/bit true random number generator using jitter, metastability and current starved topology

Tunnel FET ambipolarity-based energy efficient and robust true random number generator against reverse engineering attacks

Design of fast low-power floating high-voltage level-shifters

Simple true random number generator for any semi-conductor technology

Protecting IP core during architectural synthesis using HLT-based obfuscation

Energy-efficient leakage-based oscillator with stacked structure for nW harvesters

Embedded Evaluation of Randomness in Oscillator Based Elementary TRNG

Integrated relaxation oscillator with no comparator for energy harvesting

Low-cost TRNG IPs

Similar Documents

Sequence-Oriented Stochastic Model of RO-TRNGs for Entropy Evaluation

0.4 mW, 0.27 pJ/bit true random number generator using jitter, metastability and current starved topology

Tunnel FET ambipolarity-based energy efficient and robust true random number generator against reverse engineering attacks

Design of fast low-power floating high-voltage level-shifters

Simple true random number generator for any semi-conductor technology

Protecting IP core during architectural synthesis using HLT-based obfuscation

Energy-efficient leakage-based oscillator with stacked structure for nW harvesters

Embedded Evaluation of Randomness in Oscillator Based Elementary TRNG

Integrated relaxation oscillator with no comparator for energy harvesting

Low-cost TRNG IPs