Cache Power Optimization Based on Compare-Based Adaptive Clock Gating and Its 65nm SoC Implementation

Article

Low power-delay-product dynamic CMOS circuit design techniques

Article

Write-variation aware alternatives to replace SRAM buffers with non-volatile buffers in on-chip interconnects

Article

Clock buffer with supply noise active compensation for reduced period jitter

Article

An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS

Article

Design topologies with dual-V th and dual-T ox assignment in 16 nm CMOS technology

Article

Hybrid interconnect network for on-chip low-power clock distribution

Article

A 312 ps response-time LDO with enhanced super source follower in 28 nm CMOS

Article

Free class AB–AB Miller opamp with high current enhancement

Article