NDLI: 2.4 GHz discrete-time receiver without subsampling mixer

Content Provider	IET Digital Library
Author	Huang, Fu Chien Hsu, Ming Yeh Lin, Tsung Hsien Wang, Chorng Kuang
Abstract	A subsampling filter is proposed for a discrete-time receiver (DTR). This filter achieves signal discretisation, filtering and downconversion simultaneously. With the proposed subsampling filtering technique, the subsampling mixer in a conventional DTR is eliminated, which can reduce power, cost and noise. The first 2.4 GHz DTR prototype for Zigbee application is fabricated in a 0.18 μm CMOS process. It achieves 23 dB conversion gain, 17.6 dB noise figure and −15 dBm IIP3. Operated from a single 1 V supply, the low-noise amplifier and following filter stages consume only 3.8 mW and the total receiver power consumption is 25.6 mW.
Starting Page	1549
Ending Page	1551
Page Count	3
ISSN	00135194
Volume Number	50
e-ISSN	1350911X
Issue Number	Issue 21, Oct (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/50/21
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2014.1398
Journal	Electronics Letters
Publisher Date	2014-09-29
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Amplifiers CMOS Analogue Integrated Circuit CMOS Integrated Circuit CMOS Process Cost Reduction Discrete-time Receiver Down-conversion DTR Prototype Filter And Other Network Frequency 2.4 GHz Gain 23 DB Low Noise Amplifier Microwave IC Noise Figure 17.6 DB Noise Reduction Power 25.6 MW Power 3.8 MW Power Reduction Radio Link And Equipment Radio Receiver Receiver Power Consumption Signal Discretisation Size 0.18 Mum Subsampling Filtering Technique UHF Filter Voltage 1 V Waveguide And Microwave Transmission Line Component Zigbee Zigbee Application
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sub-harmonic upconversion mixer using 0.18 μm CMOS technology

2.4 GHz active CMOS mixer for Bluetooth and Zigbee receiver systems

3–10 GHz noise-cancelling CMOS LNA using g m -boosting technique

Ultra-wideband wireless receiver front-end for high-speed indoor applications

2.4 GHz CMOS bandpass filter using active transmission line

2.4-GHz 7.4-mW 300-kHz flicker-noise-corner direct conversion receiver using 0.18 μm CMOS and deep-n-well NPN BJT

K-band CMOS frequency doubler with high fundamental rejection

Design and optimisation method for ultra-low-power ZigBee receiver front-end

Compact green design structure of distributed amplifier for 10–30 GHz UWB wireless receivers

2.4 GHz discrete-time receiver without subsampling mixer

Similar Documents

Sub-harmonic upconversion mixer using 0.18 μm CMOS technology

2.4 GHz active CMOS mixer for Bluetooth and Zigbee receiver systems

3–10 GHz noise-cancelling CMOS LNA using g m -boosting technique

Ultra-wideband wireless receiver front-end for high-speed indoor applications

2.4 GHz CMOS bandpass filter using active transmission line

2.4-GHz 7.4-mW 300-kHz flicker-noise-corner direct conversion receiver using 0.18 μm CMOS and deep-n-well NPN BJT

K-band CMOS frequency doubler with high fundamental rejection

Design and optimisation method for ultra-low-power ZigBee receiver front-end

Compact green design structure of distributed amplifier for 10–30 GHz UWB wireless receivers

2.4 GHz discrete-time receiver without subsampling mixer