NDLI: Boost bulk-driven sense-amplifier flip-flop operating in ultra-wide voltage range

Content Provider	IET Digital Library
Author	Deng, Xiaoying Mo, Yanyan
Abstract	A new boost bulk-driven sense-amplifier-based flip-flop (BBDSAFF) is presented. First, thanks to the boost and bulk-driven technique, the BBDSAFF consumes much lower power and can operate normally in the ultra-wide voltage range. Secondly, the adopted pseudo-PMOS dynamic technique in the RS latch output stage can greatly reduce the delay and improve the driving capability. The simulation results show advantages of high-speed, low power dissipation and very small and symmetrical rise/fall delay. Under the same simulation conditions, power dissipation, delay and PDP of the Strollo sense-amplifier-based flip-flop is 31 μW, 107 ps and 3.32 fJ whereas that of the proposed bulk-driven SAFF is 29 μW, 94 ps and 2.73 fJ. This low power consumption and high-speed BBDSAFF can be applied in various fields, such as ultra-dynamic voltage scaling VLSI, circuits, low power dissipation counter-clock systems and microprocessors.
Starting Page	680
Ending Page	682
Page Count	3
ISSN	00135194
Volume Number	51
e-ISSN	1350911X
Issue Number	Issue 9, Apr (2015)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/51/9
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2014.3845
Journal	Electronics Letters
Publisher Date	2015-04-16
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Amplifiers BBDSAFF Boost Bulk-driven Sense-amplifier Flip-flop Counter-clock System Energy 2.73 FJ Energy 3.32 FJ Flip Flops Logic And Switching Circuit Logic Circuit Microprocessor PDP Power 29 MuW Power 31 MuW Power Dissipation PseudoPMOS Dynamic Technique RS Latch Output Stage Strollo Sense-amplifier-based Flip-flop Symmetrical Rise/fall Delay Time 107 Ps Time 94 Ps Ultradynamic Voltage Scaling VLSI Circuit
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Single-ended structure sense-amplifier-based flip-flop for low-power systems

A novel sense-amplifier based flip-flop with bulk-driven technique

Optimization of sense amplifier energy recovery flip-flop

Wide-input dynamic range 1 MHz clock ultra-low supply flip-flop

Hybrid latch Flip-Flop with Improved Power Efficiency

Defect Detection Differences between Launch-Off-Shift and Launch-Off-Capture in Sense-Amplifier-Based Flip-Flop Testing

Low power dual edge triggered flip-flop

An efficient sense amplifier based flip-flop design.

Data-dependant sense-amplifier flip-flop for low power applications

Boost bulk-driven sense-amplifier flip-flop operating in ultra-wide voltage range

Similar Documents

Single-ended structure sense-amplifier-based flip-flop for low-power systems

A novel sense-amplifier based flip-flop with bulk-driven technique

Optimization of sense amplifier energy recovery flip-flop

Wide-input dynamic range 1 MHz clock ultra-low supply flip-flop

Hybrid latch Flip-Flop with Improved Power Efficiency

Defect Detection Differences between Launch-Off-Shift and Launch-Off-Capture in Sense-Amplifier-Based Flip-Flop Testing

Low power dual edge triggered flip-flop

An efficient sense amplifier based flip-flop design.

Data-dependant sense-amplifier flip-flop for low power applications

Boost bulk-driven sense-amplifier flip-flop operating in ultra-wide voltage range