NDLI: Ultra-low-voltage low-power dynamic comparator with forward body bias scheme for SAR ADC

Content Provider	IET Digital Library
Author	Hwang, Young Ha Jeong, Deog Kyoon
Abstract	An ultra-low-voltage two-stage dynamic comparator is proposed with a forward body bias (FBB) scheme for successive approximation register (SAR) analogue-to-digital converters (ADCs). The proposed FBB scheme for a preamplifier and latch stage reduces the delay time remarkably under a low supply voltage. At 0.4 V, the power consumption is 4.48 nW, and the delay can be decreased to 593.9 ns for ΔV in = 0.1 mV and f clk = 100 kHz. The RMS equivalent input-referred noise of the comparator is 0.136 mV. The total offset is 13.7 mV, and offset fluctuation is 0.183 mV with the proposed structure. Both the input-referred noise and offset fluctuation are <0.5 least-significant bit for a 10-bit SAR ADC at 0.4 V.
Starting Page	1370
Ending Page	1372
Page Count	3
ISSN	00135194
Volume Number	54
e-ISSN	1350911X
Issue Number	Issue 24, Nov (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/54/24
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2018.6340
Journal	Electronics Letters
Publisher Date	2018-10-18
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	A/D And D/A Convertor Amplifiers Analogue Circuit Analogue-Digital Conversion Analogue-to-digital Converter Comparators (circuits) Delay Time Digital Circuit Digital Circuit Design, Modelling And Testing Electrical/electronic Equipment Energy Utilisation FBB Scheme Flip Flops Forward Body Bias Scheme Frequency 100.0 KHz Input-referred Noise Integrated Circuit Design Logic And Switching Circuit Logic Circuit Low Power Electronics Low Supply Voltage Power 4.48 NW Power Consumption Preamplifier Preamplifiers RMS Equivalent Input-referred Noise SAR ADC Successive Approximation Principle Time 593.9 Ns Ultra-low-voltage Low-power Dynamic Comparator Voltage 0.1 MV Voltage 0.136 MV Voltage 0.183 MV Voltage 0.4 V Voltage 13.7 MV Word Length 10 Bit
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Ultra-low power comparator with dynamic offset cancellation for SAR ADC

Low-noise dynamic comparator circuit with selectable input-referred thermal noise voltage

Accelerating low-voltage SAR ADC operation via comparator timing assisted and circuit adaptive tuning techniques

High-speed low-power and low-power supply voltage dynamic comparator

Noise-Shaping SAR ADC

A 10-Bit 400-KS/s Low Noise Asynchronous SAR ADC with Dual-Domain Comparator for Input-Referred Noise Reduction

Modified SR latch in dynamic comparator for ultra-low power SAR ADC

A High-Performance CMOS Voltage-Controlled Oscillator for Ultra-Low-Voltage Operations

High-speed low-power common-mode insensitive dynamic comparator

Ultra-low-voltage low-power dynamic comparator with forward body bias scheme for SAR ADC

Similar Documents

Ultra-low power comparator with dynamic offset cancellation for SAR ADC

Low-noise dynamic comparator circuit with selectable input-referred thermal noise voltage

Accelerating low-voltage SAR ADC operation via comparator timing assisted and circuit adaptive tuning techniques

High-speed low-power and low-power supply voltage dynamic comparator

Noise-Shaping SAR ADC

A 10-Bit 400-KS/s Low Noise Asynchronous SAR ADC with Dual-Domain Comparator for Input-Referred Noise Reduction

Modified SR latch in dynamic comparator for ultra-low power SAR ADC

A High-Performance CMOS Voltage-Controlled Oscillator for Ultra-Low-Voltage Operations

High-speed low-power common-mode insensitive dynamic comparator

Ultra-low-voltage low-power dynamic comparator with forward body bias scheme for SAR ADC