NDLI: Convolutional neural network attack on cryptographic circuits

Content Provider	IET Digital Library
Author	Yu, Weize
Abstract	In this Letter, a novel convolutional neural network (CNN) attack is explored as a new kind of malicious attack to disclose the secret key of cryptographic circuits. A cryptographic circuit with the known secret key is set as the reference model for training the CNNs. Moreover, a matrix that includes the information of an input plaintext and the known secret key of the cryptographic circuit is built as the input training data of the CNNs. A Sigmoid function and a step function are used to normalise and classify the power dissipation of the cryptographic circuit to generate the output training data of the CNNs, respectively. After training the CNNs, a cryptographic circuit with the unknown secret key can be cracked by hypothesising all the possible keys to test the well-trained CNNs, because the correct secret key enables the CNNs to achieve the highest testing accuracy among all the hypothesised keys. As demonstrated in the results, the proposed CNN attack successfully reveals the secret key of a unprotected (protected) cryptographic circuit after analysing about 500 (100,000) data.
Starting Page	246
Ending Page	248
Page Count	3
ISSN	00135194
Volume Number	55
e-ISSN	1350911X
Issue Number	Issue 5, Mar (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/55/5
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2018.8024
Journal	Electronics Letters
Publisher Date	2019-02-04
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	CNNs Convolution Correct Secret Key Cryptography Data Security Known Secret Key Neural Computing Technique Neural Nets Novel Convolutional Neural Network Attack Statistics Unknown Secret Key Unprotected Cryptographic Circuit
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Boosting the efficacy of power attacks on cryptographic circuits with autoencoder

Deep learning-assisted and combined attack: a novel side-channel attack

Finding the key

Analogue circuit fault diagnosis based on convolution neural network

Efficient hybrid side-channel/machine learning attack on XOR PUFs

Implementation of energy-efficient fast convolution algorithm for deep convolutional neural networks based on FPGA

Security implications of simultaneous dynamic and leakage power analysis attacks on nanoscale cryptographic circuits

Power maximisation technique for generating secret keys by exploiting physical layer security in wireless communication

Masked AES PUF: a new PUF against hybrid SCA/MLAs

Convolutional neural network attack on cryptographic circuits

Similar Documents

Boosting the efficacy of power attacks on cryptographic circuits with autoencoder

Deep learning-assisted and combined attack: a novel side-channel attack

Finding the key

Analogue circuit fault diagnosis based on convolution neural network

Efficient hybrid side-channel/machine learning attack on XOR PUFs

Implementation of energy-efficient fast convolution algorithm for deep convolutional neural networks based on FPGA

Security implications of simultaneous dynamic and leakage power analysis attacks on nanoscale cryptographic circuits

Power maximisation technique for generating secret keys by exploiting physical layer security in wireless communication

Masked AES PUF: a new PUF against hybrid SCA/MLAs

Convolutional neural network attack on cryptographic circuits