NDLI: Fast and exact multiple-input unary-to-binary multiplier with variable precision for stochastic computing

Content Provider	IET Digital Library
Author	Chuah, C. F. Kumar, T. Nandha
Abstract	Stochastic computing offers an area-efficient solution for power-greedy computations in error-resilient applications such as image processing. However, stochastic computing produces only approximated results and suffers from long latency especially for multiplication. The authors present a multiplier design technique for stochastic computing which guarantees exact output and has latency in the order of 2 N (N = input precision), utilising the counter for unary-to-binary conversion. Compared to state-of-the-art deterministic methods the proposed design is faster by a factor of 2 N . Besides, the area of proposed design scales up in proportion to N instead of N 2, as opposed to conventional binary multipliers. The design technique can be further extended for multiple inputs and parallel computing, Extensive mathematical analysis and simulation results are presented for each variation throughout this Letter.
Starting Page	482
Ending Page	485
Page Count	4
ISSN	00135194
Volume Number	56
e-ISSN	1350911X
Issue Number	Issue 10, May (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/56/10
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2020.0206
Journal	Electronics Letters
Publisher Date	2020-03-04
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Area-efficient Solution Conventional Binary Multipliers Deterministic Method Digital Circuit Design, Modelling And Testing Error-resilient Application Exact Multiple-input Unary-to-binary Multiplier Fast Multiple-input Unary-to-binary Multiplier Greedy Algorithm Image Processing Logic And Switching Circuit Logic Circuit Logic Design Method Mathematical Analysis Multiplier Design Technique Multiplying Circuit Optimisation Technique Parallel Computing Power-greedy Computations Stochastic Computing Unary-to-binary Conversion Variable Precision
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast signed multiplier using Vedic Nikhilam algorithm

Fast Montgomery modular multiplier for Rivest–Shamir–Adleman cryptosystem

Low-delay AES polynomial basis multiplier

Analysis and design of isolated flyback voltage-multiplier converter for low-voltage input and high-voltage output applications

Continuous-flow variable-length memoryless linear regression architecture

Truncated ternary multipliers

Area–delay and energy efficient multi-operand binary tree adder

Removing constant-induced errors in stochastic circuits

Quantum circuit design methodology for multiple linear regression

Fast and exact multiple-input unary-to-binary multiplier with variable precision for stochastic computing

Similar Documents

Fast signed multiplier using Vedic Nikhilam algorithm

Fast Montgomery modular multiplier for Rivest–Shamir–Adleman cryptosystem

Low-delay AES polynomial basis multiplier

Analysis and design of isolated flyback voltage-multiplier converter for low-voltage input and high-voltage output applications

Continuous-flow variable-length memoryless linear regression architecture

Truncated ternary multipliers

Area–delay and energy efficient multi-operand binary tree adder

Removing constant-induced errors in stochastic circuits

Quantum circuit design methodology for multiple linear regression

Fast and exact multiple-input unary-to-binary multiplier with variable precision for stochastic computing