NDLI: Swift Mode Changes in Memory Constrained Real-Time Systems

Content Provider	IEEE Xplore Digital Library
Author	Holenderski, M. Bril, R.J. Lukkien, J.J.
Copyright Year	2009
Abstract	A method for “preempting memory” is presented, where (parts of) the memory allocated to an active task may be reallocated to another task, without corrupting the state of the active task’s job. The method is based on combining scalable components with Fixed-Priority Scheduling with Deferred Preemption (FPDS).Real-time systems composed of scalable components are investigated. A scalable component can operate in one of several modes, where each mode defines a certain trade off between the resource requirements and output quality. The focus of this paper is on memory constrained systems, with modes limited to memory requirements. During runtime the system may decide to reallocate the resources between the components, resulting in a mode change. The latency of a mode change should satisfy timing constraints expressed by upper bounds.A modeling framework is presented combining scalable components with FPDS. A quantitive analysis comparing Fixed- Priority Preemptive Scheduling (FPPS) and FPDS is provided, showing that FPDS sets a lower bound on the mode change latency. The analytical results are verified by simulation. The results for both FPPS and FPDS are applied to improve the existing latency bound for mode changes in the processor domain.The presented protocol is especially suited for pipelined applications, allowing to perform the mode change without the need to first clear the whole pipeline.
Starting Page	262
Ending Page	269
File Size	657690
Page Count	8
File Format	PDF
ISBN	9781424453344
DOI	10.1109/CSE.2009.421
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-08-29
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems co-operative scheduling Protocols mode change fixed-priority scheduling with deferred preemption Displays Decoding scalable components Delay Analytical models Upper bound Processor scheduling real-time systems Streaming media FPDS Timing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in