NDLI: Scheduling of multi-phase applications on to mesh multicore architecture

Content Provider	IEEE Xplore Digital Library
Author	Amrutlal, Desai Suresh Kumar Sahu, Aryabartta
Copyright Year	2014
Description	Author affiliation: Deptt. of Comp. Sc. and Engg., Indian Institute of Technology Guwahati, Assam, India, 781039 (Amrutlal, Desai Suresh Kumar; Sahu, Aryabartta)
Abstract	In this paper, we proposed a new approach for off-line scheduling and binding of multi-phase applications onto multicore where cores are connected using mesh topology. Multi-phase application can be easily modeled as chain of multiprocessor task. Our scheduling strategy uses critical tasks first heuristic along with dynamic programming to schedule the chain of multiprocessor task on to multiprocessor system. We modeled binding (phases to processors) problem in information theoretic model, geometric model and sequence alignment model. Finally using chain creation and efficient chain mapping strategy (based on mixed of all three model) to bind scheduled phases on to processor grid to reduce overall data movement overhead. Experiment results shown that our scheduling strategy takes up to 31% less makespan time than the simple critical first strategy to schedule all applications. Binding strategy reduces up to 49% data movement overhead compared to naive and others binding strategies.
Starting Page	1
Ending Page	6
File Size	704102
Page Count	6
File Format	PDF
e-ISBN	9781479953646
DOI	10.1109/INDICON.2014.7030459
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-12-11
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Schedules Program processors Processor scheduling Multicore processing Optimal scheduling Dynamic scheduling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

PASA: Framework for partitioning and scheduling automation applications on multicore controllers

Energy-Efficient Phase-Aware Scheduling for Heterogeneous Multicore Processors

Compiler Assisted Dynamic Scheduling for Multicore Processors

Overhead-aware temporal partitioning on multicore processors

Dynamic Partitioning Based Scheduling of Real-Time Tasks in Multicore Processors

Unrolling and retiming of stream applications onto embedded multicore processors

Scheduling of fork-join tasks on multi-core processors to avoid communication conflict

Partial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities for DSP Applications

On the interactions between real-time scheduling and inter-thread cached interferences for multicore processors

Scheduling of multi-phase applications on to mesh multicore architecture

Similar Documents

PASA: Framework for partitioning and scheduling automation applications on multicore controllers

Energy-Efficient Phase-Aware Scheduling for Heterogeneous Multicore Processors

Compiler Assisted Dynamic Scheduling for Multicore Processors

Overhead-aware temporal partitioning on multicore processors

Dynamic Partitioning Based Scheduling of Real-Time Tasks in Multicore Processors

Unrolling and retiming of stream applications onto embedded multicore processors

Scheduling of fork-join tasks on multi-core processors to avoid communication conflict

Partial Expansion Graphs: Exposing Parallelism and Dynamic Scheduling Opportunities for DSP Applications

On the interactions between real-time scheduling and inter-thread cached interferences for multicore processors

Scheduling of multi-phase applications on to mesh multicore architecture