NDLI: Low power unsigned integer multiplier for digital signal processors

Content Provider	IEEE Xplore Digital Library
Author	Mishra, P. Aniruddha, A.K. Nidhi, A. Kishore, J.K.
Copyright Year	2012
Description	Author affiliation: Indian Space Research Organization, Bangalore, India (Kishore, J.K.) \|\| Department Of Telecommunication Engineering, PES Institute of Technology, Bangalore, India (Mishra, P.; Aniruddha, A.K.; Nidhi, A.)
Abstract	Computational architectures for signal processing applications involve extensive use of multipliers. Operations in image processing like image sharpening, smoothing, feature extraction, segmentation etc involve large number of multiplications. Embedded computational architectures for such systems require low power design with minimal trade off in speed and area. Multiplier architectures proposed in literature seek to reduce power dissipation by reduction of effective switching activity or reduction in effective switched capacitance. Some of the architectures seek pre-computation as an area trade off for power. We propose a architecture for unsigned integer multiplication intended to be used in implementation of data path for real time image processing. The multiplier is based on divide and conquers approach, which provides significant reduction in power dissipation if the inputs are from a source of correlated data as compared to regular array based multipliers. Such inputs are common in signal processing where the inputs are samples of real world signals from a sensor. We characterize a family of unsigned integer multiplier architectures by considering three multipliers for each of the 8, 16 and 32 bit word length cases and compare their performance against the Array and Wallace multiplier architectures used for similar class of applications. It has been observed in our experiments that the proposed multiplier can have a power advantage of up to 34.92% as compared to Array multiplier when subjected to image data, with equal area characteristic and a very marginal trade off in speed.
Starting Page	059
Ending Page	064
File Size	1216936
Page Count	6
File Format	PDF
ISBN	9781467322706
e-ISBN	9781467322720
DOI	10.1109/INDCON.2012.6420589
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-07
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	signal processing Switches Low power VLSI Signal processing Multiplier Capacitance Power dissipation Arrays Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in