NDLI: A Hardware Filesystem Implementation for High-Speed Secondary Storage

Content Provider	IEEE Xplore Digital Library
Author	Mendon, A.A. Sass, R.
Copyright Year	2008
Description	Author affiliation: Electr. & Comput. Eng. Dept., Univ. of North Carolina at Charlotte, Charlotte, NC (Mendon, A.A.; Sass, R.)
Abstract	Platform FPGAs are capable of hosting entire Linux- based systems including standard peripherals, integrated network interface cards and even disk controllers on a single chip. Filesystems, however, are typically implemented in software as part of the operating system. This presents a challenge as some applications are very sensitive to file I/O latency and Platform FPGA processor cores are clocked at relatively slow frequencies. This paper describes a design and implementation of a filesystem in hardware. A hardware implementation offers several features that have potential of improving certain classes of applications. The filesystem implemented is a simplified version of the well-known UNIX filesystem and specifically designed to handle a relatively low number of very large files. The design synthesizes but lacks a SATA host controller needed to test it. Instead, Modelsim was used to verify the functionality of four basic operations: open, read, write and remove. Synthesis results show that the core uses a modest 3% of the slices (and 3 BRAM blocks) of a Xilinx Virtex-4 FX60 device. By using a behavioral model of a SATA disk controller, sequential read bandwidth simulations achieved over 3 Gb/s for block sizes of 512 bytes. Since physical disks are much slower, these results suggest that a hardware filesystem core offers several benefits with little cost and no loss of performance.
Starting Page	283
Ending Page	288
File Size	142536
Page Count	6
File Format	PDF
ISBN	9781424437481
DOI	10.1109/ReConFig.2008.49
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-03
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	FPGA Parallel Computing Control systems Network interfaces Application software Delay Operating systems Frequency Hardware Reconfigurable Computing Filesystem SATA Field programmable gate arrays Clocks Testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Runtime Filesystem Support for Reconfigurable FPGA Hardware Processes in BORPH

FPGA Communication Framework

Online Fault Tolerance for FPGA Logic Blocks

A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH

Design of a reconfigurable parallel convolver

Testing FPGA based reconfigurable system within run time applications

The application of FPGA-based reconfigurable computing technology in Digital Light Processing systems

Efficient implementation of cellular algorithms on reconfigurable hardware

Hardware implementation of MPI_Barrier on an FPGA cluster

A Hardware Filesystem Implementation for High-Speed Secondary Storage

Similar Documents

Runtime Filesystem Support for Reconfigurable FPGA Hardware Processes in BORPH

FPGA Communication Framework

Online Fault Tolerance for FPGA Logic Blocks

A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH

Design of a reconfigurable parallel convolver

Testing FPGA based reconfigurable system within run time applications

The application of FPGA-based reconfigurable computing technology in Digital Light Processing systems

Efficient implementation of cellular algorithms on reconfigurable hardware

Hardware implementation of MPI_Barrier on an FPGA cluster

A Hardware Filesystem Implementation for High-Speed Secondary Storage