NDLI: A Pthreads-Based MPI-1 Implementation for MMU-Less Machines

Content Provider	IEEE Xplore Digital Library
Author	Rico-Gallego, J.A. Alvarez-Llorente, J.M. Perogil-Duque, F.J. Antunez-Gomez, P.P. Diaz-Martin, J.C.
Copyright Year	2008
Description	Author affiliation: Escuela Politec., Univ. of Extremadura, Caceres (Rico-Gallego, J.A.; Alvarez-Llorente, J.M.; Perogil-Duque, F.J.; Antunez-Gomez, P.P.; Diaz-Martin, J.C.)
Abstract	AzequiaMPI is a new thread-based full conformant implementation of the MPI-1 standard for MMU-less processors. It runs on a Linux desktop and on the entire Texas Instruments TMS320C6000 family of digital signal processors, as well as on MicroBlaze and PowerPC 405, which makes AzequiaMPI a useful tool in the reconfigurable MPSoC arena. AzequiaMPI needs a Pthreads box, what in most cases means the support of an underlying operating system as Xilkernel or uClinux. This paper discusses design issues and gives memory footprint and performance figures in a Xilkernel/PowerPC405 Xilinx FPGA.
Starting Page	277
Ending Page	282
File Size	1017491
Page Count	6
File Format	PDF
ISBN	9781424437481
DOI	10.1109/ReConFig.2008.24
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-03
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Instruments Digital signal processors FPGA MPI Pthreads Application software Delay Operating systems Linux High performance computing Digital signal processing Kernel Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Programmable digital signal processors

Hybrid-processors real-time embedded Linux platform

Image Signal Processors on FPGAs

A novel codesign approach based on distributed virtual machines

FPGA implementation of neural network-based controllers for power electronics applications

FFPU: Fractured floating point unit for FPGA soft processors

Design Methodology for Real-Time FPGA-Based Sound Synthesis

FPGA Implementation of a Unidirectional Systolic Array Generator for Matrix-Vector Multiplication

High performance DSP/FPGA controller for implementation of computationally intensive algorithms

A Pthreads-Based MPI-1 Implementation for MMU-Less Machines

Similar Documents

Programmable digital signal processors

Hybrid-processors real-time embedded Linux platform

Image Signal Processors on FPGAs

A novel codesign approach based on distributed virtual machines

FPGA implementation of neural network-based controllers for power electronics applications

FFPU: Fractured floating point unit for FPGA soft processors

Design Methodology for Real-Time FPGA-Based Sound Synthesis

FPGA Implementation of a Unidirectional Systolic Array Generator for Matrix-Vector Multiplication

High performance DSP/FPGA controller for implementation of computationally intensive algorithms

A Pthreads-Based MPI-1 Implementation for MMU-Less Machines