NDLI: Controlled nanowire fabrication by PEDAL process

Content Provider	IEEE Xplore Digital Library
Author	Sonkusale, S. Franzon, P.
Copyright Year	2006
Description	Author affiliation: Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC (Sonkusale, S.)
Abstract	In earlier publications, the authors proposed and successfully demonstrated an unconventional lithographic technique called PEDAL process (planar edge defined alternate layer) to define wafer scale sub 25 nm nanowires and nanoimprint template. In this publication, uniformity analysis of the width and spacing of an array of sixteen line-width structures with approximately 42 nm pitch and twenty four line-width structures with approximately 23 nm pitch, fabricated by PEDAL process, is presented. Results on routing capability of this process along with results of palladium nanowires obtained by PEDAL lift-off process done on the template with 42 nm pitch is also reported. In the case of template with array of sixteen lines, the average pitch of array across the 4 inch wafer was measured to be 40.83 nm with the standard deviation of 2.29 nm where as the average pitch of the lines in an array was found to be 41.5 nm with the standard deviation of 4.64 nm. After Pd liftoff the average pitch in nanowire array was measured to be 41.88 nm with standard deviation of 1.83 nm, close to the values obtained for the template. In the case of array of twenty four line-widths, average pitch of array across the 4 inch wafer was measured to be 21.1 nm with the standard deviation of 5 A where as the average pitch of the line in an array was found to be 22.6 nm with the standard deviation of 9 A. The experimental results presented in this paper prove the efficacy of PEDAL process in making nanowire template of sub-25 nm wide lines with good routing capability
Starting Page	1
Ending Page	8
File Size	633110
Page Count	8
File Format	PDF
ISBN	1424403901
DOI	10.1109/NANONET.2006.346225
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-14
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optical filters Costs nanoimprint Lithography mold Palladium Nanobioscience Fabrication Nanofabrication Electron beams unifromity Measurement standards nanowires Optical resonators palladium PEDAL
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Large-area Metal Grid Ultraviolet Filter Fabricated by Nanoimprint Lithography

3D nanofabrication by reverse contact UV nanoimprint lithography

Fabrication of Periodic Nanostructure in Nanoimprint Process

Controlled nanowire fabrication by pedal process.

Trilayer nanoimprint fabrication and simulation of the silicon nanowire sensor for gas detection

Mold Fabrication for 3D Dual Damascene Imprinting

Diamond mold for nanoimprint lithography

Nanofabrication of templates with ultra sharp SiC tips for nanoimprint lithography

Top-down fabrication of silicon nanowire sensor using electron beam and optical mixed lithography

Controlled nanowire fabrication by PEDAL process

Similar Documents

Large-area Metal Grid Ultraviolet Filter Fabricated by Nanoimprint Lithography

3D nanofabrication by reverse contact UV nanoimprint lithography

Fabrication of Periodic Nanostructure in Nanoimprint Process

Controlled nanowire fabrication by pedal process.

Trilayer nanoimprint fabrication and simulation of the silicon nanowire sensor for gas detection

Mold Fabrication for 3D Dual Damascene Imprinting

Diamond mold for nanoimprint lithography

Nanofabrication of templates with ultra sharp SiC tips for nanoimprint lithography

Top-down fabrication of silicon nanowire sensor using electron beam and optical mixed lithography

Controlled nanowire fabrication by PEDAL process