NDLI: On Information Transmission Among Nanomachines

Content Provider	IEEE Xplore Digital Library
Author	Alfano, G. Miorandi, D.
Copyright Year	2006
Description	Author affiliation: CREATE-NET, Trento (Alfano, G.; Miorandi, D.)
Abstract	In this paper, the authors review the fundamental issues arising when nanoscale devices are meant to be interconnected to transmit information. The possibility of manipulating and assembling objects at the atomic scale has paved the way for a future generation of computing machines, where nanoscale devices substitute silicon-based transistors. Interconnections, needed to perform complex operations, are expected to be the driving factor in terms of performance and costs of the resulting systems. In view of the current research on nanomachines, the authors are interested in understanding which may be the limits of communications at the nanoscale level. Our research stems from a few, simple and yet unanswered questions, like "what is the capacity of a nanowire/nanotube?", "what is the capacity of molecular-based communication systems?" etc. While we do not answer to such questions directly, we shed some light on possible approaches based on information-theoretical concepts
Starting Page	1
Ending Page	5
File Size	7148844
Page Count	5
File Format	PDF
ISBN	1424403901
DOI	10.1109/NANONET.2006.346231
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-14
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Communication systems Integrated circuit interconnections Communication system control Materials science and technology communications nanoscale devices CMOS technology nanotechnologies Nanoscale devices information theory Transistors Assembly Information theory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Integration and Packaging MEMS Directly Above Active CMOS

Information Processing in Nanoscale Arrays: DNA Assembly, Molecular Devices, Nano-Array Architectures

Metrology at the leading edge

Photonic networks-on-chip: Opportunities and challenges

Controlled impedance chip-to-chip interconnect using coplanar wire bond structures

New trends in low power SoC design technologies

Wireless communications using integrated antennas

The DARPA COmpound Semiconductor Materials On Silicon (COSMOS) Program

Statistical Device Variability and Its Impact on Design

On Information Transmission Among Nanomachines

Similar Documents

Integration and Packaging MEMS Directly Above Active CMOS

Information Processing in Nanoscale Arrays: DNA Assembly, Molecular Devices, Nano-Array Architectures

Metrology at the leading edge

Photonic networks-on-chip: Opportunities and challenges

Controlled impedance chip-to-chip interconnect using coplanar wire bond structures

New trends in low power SoC design technologies

Wireless communications using integrated antennas

The DARPA COmpound Semiconductor Materials On Silicon (COSMOS) Program

Statistical Device Variability and Its Impact on Design

On Information Transmission Among Nanomachines