NDLI: A High Performance Neurally-Controlled Cursor Positioning System

Content Provider	IEEE Xplore Digital Library
Author	Santhanam, G. Ryu, S.I. Yu, B.M. Afshar, A. Shenoy, K.V.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. Eng., Stanford Univ., CA (Santhanam, G.; Ryu, S.I.; Yu, B.M.; Afshar, A.; Shenoy, K.V.)
Abstract	Prior work has shown that neural activity from the primate brain can maneuver a computer cursor to specified visual targets. This cursor movement can take over a second, longer than the time for an arm reach to the same location. We asked if this acquisition time could be reduced, thereby increasing the number of targets that could be hit per second. We implemented a system that positions a prosthetic cursor at discrete locations, based on pre-movement neural activity in rhesus monkeys. Using a delayed center-out reaching task with several different target layouts, neural activity was simultaneously recorded from an electrode array implanted in the dorsal pre-motor cortex. We designed a target prediction algorithm based on maximum-likelihood models (using Gaussian or Poisson distributions) to decode the upcoming reach target in real-time. During cursor trials, the algorithm predicted the most likely reach target using 50-275 ms of delay activity starting at least 150 ms after target onset If the target prediction was correct, a cursor was positioned and the monkey received a reward. The performance of the system was evaluated based on the accuracy of decoded targets and speed at which targets were decoded, both of which were consolidated with an information theoretic analysis. The maximum average sustained rate of target acquisition was 43 targets per second obtained with a 2 target layout and 50 ms of delay activity. The maximum information transfer rate calculated for the system was 6.5 bps obtained with an 8 target layout and 100 ms of delay activity
Starting Page	494
Ending Page	500
File Size	2115249
Page Count	7
File Format	PDF
ISBN	0780387104
DOI	10.1109/CNE.2005.1419668
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-03-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electrodes Algorithm design and analysis Predictive models Prediction algorithms Brain modeling Performance analysis Delay Maximum likelihood decoding Neural prosthesis Information analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in