NDLI: An efficient soft error protection scheme for MPSoC and FPGA-based verification

Content Provider	IEEE Xplore Digital Library
Author	Weichen Liu Wei Zhang Fubing Mao
Copyright Year	2012
Description	Author affiliation: School of Computer Engineering, Nanyang Technological University, Singapore (Weichen Liu; Wei Zhang; Fubing Mao)
Abstract	As transistor density continues to increase with the advent of nanotechnology, reliability issues raised by more frequently appeared soft errors are becoming critical tasks for future embedded multiprocessor systems design. State-of-the-art techniques for soft error protections targeting multiprocessor systems involve either high chip cost and area overhead or much performance degradation and energy consumption, and do not fulfill the increasing requirement of high performance and reliability. In this paper, we present a hardware-software collaborated approach to efficiently manage application execution and overcome reliability threats for Multiprocessor Systems-on-Chip (MPSoC). A hardware-based on-chip sensor network is built for soft error detection, and a software-based recovery mechanism is applied for soft error correction. This strategy only introduces trivial overhead on hardware design and much lower overhead on software control and execution, and hence performance degradation and energy consumption are greatly reduced. The hardware sensor design is verified via FPGA-based implementations, which proves the feasibility of the proposed approach. A SystemC-based cycle-accurate simulator is built to further verify the effectiveness of our technique by comparing with related techniques on several real-world applications.
Starting Page	1
Ending Page	5
File Size	182098
Page Count	5
File Format	PDF
ISBN	9781467321440
ISSN	21635048
e-ISBN	9781467321457
e-ISBN	9781467321433
DOI	10.1109/ICASID.2012.6325306
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-08-24
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Fault tolerance Fault tolerant systems Hardware Software Registers Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in