NDLI: A novel approach to improve differential signal integrity

Content Provider	IEEE Xplore Digital Library
Author	Mon-Chau Shie Shin Dian Dian
Copyright Year	2012
Description	Author affiliation: CPU-Platform, VIA Technologies, Inc, New Taipei City, Taiwan (Shin Dian Dian) \|\| Department of electronic engineering, National Taiwan University of Science and Technology, Taipei, Taiwan (Mon-Chau Shie)
Abstract	The integrity analysis of the PCB signal has already become important due to the use of high-speed clock, high-speed signal transmitter, high definition and high-speed spare part. In the high speed board/package design, designers are trying to improve or minimize all the impedance mismatches along the high speed signal path. Impedance discontinuities on PCB board will cause signal reflections, degrade the high-speed signal slew rate and eye height. In this paper, signal integrity of differential signal improvement analysis method is proposed. We analyze the correlation of channel width, spacing, and impedance. Then we observe that can increase the odd mode effect by decreasing the spacing. By the way, we not only can enhance the slew rate performance, but can also save more area of routing.
Starting Page	1
Ending Page	3
File Size	523581
Page Count	3
File Format	PDF
ISBN	9781467321440
ISSN	21635048
e-ISBN	9781467321457
e-ISBN	9781467321433
DOI	10.1109/ICASID.2012.6325296
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-08-24
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Connectors Transmitters d ifferential mode (key words) FC-BGA Noise high speed Crosstalk Capacitance Impedance Transient analysis serial bus
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in