NDLI: Digitally controlled variation tolerant timing generation technique for SRAM sense amplifiers

Content Provider	IEEE Xplore Digital Library
Author	Viveka, K.R. Amrutur, B.
Copyright Year	2013
Description	Author affiliation: Dept. of ECE, Indian Inst. of Sci., Bangalore, India (Viveka, K.R.; Amrutur, B.)
Abstract	Embedded memories occupy increasingly greater portion of SoC area, significantly affecting system performance metrics such as speed and power. The adverse effects of variation, that is accompanying technology scaling, is however making design of these high density memories increasingly challenging. The speed and power consumption of memories is greatly affected by the technique employed to generate timing signals, specifically the sense-amplifier enable (SAE) signal. A BIST based post-silicon tunable approach is known to provide the best tracking with process variation with minimum margins. This paper proposes an improved tuning algorithm that utilizes random-sampling to achieve faster tuning. The algorithm also enables increased utilization of redundancy repair infrastructure to further lower power consumption and improve access speeds.
Starting Page	233
Ending Page	239
File Size	351014
Page Count	7
File Format	PDF
e-ISBN	9781479913145
DOI	10.1109/ASQED.2013.6643593
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-08-26
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	statistical-approach Power demand delay-tuning algorithm SRAM timing Redundancy sense-amplifier timing Maintenance engineering SRAM cells random sampling Delays Tuning
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi Replica Bitline Delay Technique for Variation Tolerant Timing of SRAM Sense Amplifiers

A Multiple-Stage Parallel Replica-Bitline Delay Addition Technique for Reducing Timing Variation of SRAM Sense Amplifiers

A Digitized Replica Bitline Delay Technique for Random-Variation-Tolerant Timing Generation of SRAM Sense Amplifiers

Efficient replica bitline technique for variation-tolerant timing generation scheme of SRAM sense amplifiers

Variation-tolerant SRAM sense-amplifier timing using configurable replica bitlines

A digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers

Comparison of Replica Bitline Technique and Chain Delay Technique as Read Timing Control for Low-Power Asynchronous SRAM

An offset-tolerant self-correcting sense amplifier for robust high speed SRAM

Hybrid-Mode SRAM Sense Amplifiers: New Approach on Transistor Sizing

Digitally controlled variation tolerant timing generation technique for SRAM sense amplifiers

Similar Documents

Multi Replica Bitline Delay Technique for Variation Tolerant Timing of SRAM Sense Amplifiers

A Multiple-Stage Parallel Replica-Bitline Delay Addition Technique for Reducing Timing Variation of SRAM Sense Amplifiers

A Digitized Replica Bitline Delay Technique for Random-Variation-Tolerant Timing Generation of SRAM Sense Amplifiers

Efficient replica bitline technique for variation-tolerant timing generation scheme of SRAM sense amplifiers

Variation-tolerant SRAM sense-amplifier timing using configurable replica bitlines

A digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers

Comparison of Replica Bitline Technique and Chain Delay Technique as Read Timing Control for Low-Power Asynchronous SRAM

An offset-tolerant self-correcting sense amplifier for robust high speed SRAM

Hybrid-Mode SRAM Sense Amplifiers: New Approach on Transistor Sizing

Digitally controlled variation tolerant timing generation technique for SRAM sense amplifiers