NDLI: Data driven security alarm model for embedded applications

Content Provider	IEEE Xplore Digital Library
Author	Chandrasekaran, S. Rajendran, J. Annamalai, A.
Copyright Year	2008
Description	Author affiliation: Sri Ramanujar Eng. Coll., Chennai (Chandrasekaran, S.) \|\| R.M.D. Eng. Coll., Chennai (Annamalai, A.)
Abstract	The main objective of the work is to propose a security alarm model for embedded crypto application considering the latency value of the process by different computational techniques. An embedded crypto application using Vernam ciphering is considered which may give an unexpected erroneous output in real time environment due to transients and deliberately injected faults. An advanced proactive security alarming technique is proposed for the design and development of such embedded application which will indicate secure and safe operations by prediction. The nature of the attack and its corresponding security measure of the embedded application is modeled using embedded system modeling language (ESML) and implemented in VLSI platforms. The probability of getting a security alarm in run time condition depends on the design parameters like latency, code version and the hardware platform on which it is running. The application is modeled as an event based one and it is monitored based on the design data from the developer. The probability of the proposed security alarm is verified in the design phase when running under different platforms in different versions with redundant processes.
Starting Page	1
Ending Page	5
File Size	1629606
Page Count	5
File Format	PDF
ISBN	9781424435944
DOI	10.1109/ICCCNET.2008.4787701
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Data security Embedded system Educational institutions Hardware Timing Cryptography Power system security Protection Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in