NDLI: Voltage Drop Aware Power Pad Assignment and Floorplanning for Multi-voltage SoC Designs

Content Provider	IEEE Xplore Digital Library
Author	Zhufei Chu Yinshui Xia Lunyao Wang Jian Wang
Copyright Year	2013
Description	Author affiliation: Sch. of Inf. Sci. & Eng., Ningbo Univ., Ningbo, China (Zhufei Chu; Yinshui Xia; Lunyao Wang; Jian Wang)
Abstract	Multi-voltage technique is an effective way of power saving in system-on-a-chip (SoC) designs. However, as the technology nodes continue to shrink, the voltage drop constraint in multiple power domains presents serious obstacles in power/ground (P/G) network design of wire-bonding package. In this paper, a voltage drop aware power pad assignment and floor planning method for multi-voltage SoC designs is proposed. In order to reduce the voltage drop, we develop a fast method to calculate the location of power pad for each power domain based on the spring model. During floor planning iterations, a static voltage drop analysis is performed to update the voltage drop distribution, and then number of violation nodes in the P/G network is obtained. To speed up the floor planning algorithm, instead of time-consuming matrix computation to obtain voltage drops, we use the weighted distance from blocks to power pads as an optimization objective. Experimental results on GSRC benchmark suites indicate that the proposed approach generates an optimized placement of power pads and floor planning of blocks.
Starting Page	87
Ending Page	94
File Size	220941
Page Count	8
File Format	PDF
ISBN	9781479925766
DOI	10.1109/CADGraphics.2013.19
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-11-16
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resistance physical design Computational modeling floorplanning system-on-a-chip (SoC) Force voltage drop Cost function System-on-chip Springs Integrated circuit modeling multi-voltag
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs

Advanced UPF based voltage-aware verification for IOs

Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-VTH cells for low-power SOC designs

Simulation-based verification of power aware System-on-Chip designs using UPF IEEE 1801

Voltage-Drop Aware Analytical Placement by Global Power Spreading for Mixed-Size Circuit Designs

Mixed-signal verification methods for multi-power mixed-signal System-on-Chip (SoC) design

Race logic synthesis for a multithreaded HDL/ESL simulator for SoC designs

Yield aware design methodology for sub-100-nanometer digital SOC designs

Chip package-system co-design

Voltage Drop Aware Power Pad Assignment and Floorplanning for Multi-voltage SoC Designs

Similar Documents

Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs

Advanced UPF based voltage-aware verification for IOs

Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-VTH cells for low-power SOC designs

Simulation-based verification of power aware System-on-Chip designs using UPF IEEE 1801

Voltage-Drop Aware Analytical Placement by Global Power Spreading for Mixed-Size Circuit Designs

Mixed-signal verification methods for multi-power mixed-signal System-on-Chip (SoC) design

Race logic synthesis for a multithreaded HDL/ESL simulator for SoC designs

Yield aware design methodology for sub-100-nanometer digital SOC designs

Chip package-system co-design

Voltage Drop Aware Power Pad Assignment and Floorplanning for Multi-voltage SoC Designs