NDLI: Deterministic Mechanism for Run-time Reconfiguration Activities in an RTOS

Content Provider	IEEE Xplore Digital Library
Author	Gotz, M. Dittmann, F. Pereira, C.E.
Copyright Year	2006
Description	Author affiliation: Heinz Nixdorf Inst., Paderborn Univ., Paderborn (Gotz, M.; Dittmann, F.)
Abstract	Reconfigurable computing based on hybrid architectures, comprising general purpose processor (CPU) and field programmable gate array (FPGA), is very attractive because it can provide high computational performance as well as flexibility to support the requirements of today's embedded systems. However, the relative high reconfiguration costs often are an obstacle when using such architectures for run-time reconfigurable systems. In order to still be able to benefit from the flexibility of such systems, the used real-time operating system must explicitly respect the reconfiguration time. In such systems, the reconfiguration activities need to be carried out during run-time without causing critical applications to miss their deadlines. In this paper, we show how we model these reconfiguration activities as aperiodic jobs. Therefore, we apply the server-based method from the real-time scheduling theory to the scheduling of aperiodic activities. Using these techniques, we can achieve a deterministic environment for reconfiguration activities as well as an improvement of their responsiveness.
Starting Page	693
Ending Page	698
File Size	166136
Page Count	6
File Format	PDF
ISBN	0780397002
DOI	10.1109/INDIN.2006.275645
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-08-16
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Embedded computing Runtime Costs High performance computing Operating systems Embedded system Computer architecture Field programmable gate arrays Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reconfigurable Microkernel-based RTOS: Mechanisms and Methods for Run-Time Reconfiguration

FPGA-Based Runtime Adaptive Multiprocessor Approach for Embedded High Performance Computing Applications

Placement of Intermodule Connections on Partially Reconfigurable Devices

Runtime reconfiguration of custom instructions for real-time embedded systems

Framework for performance analysis of RTOS-enabled embedded systems on FPGA

Support for multiprocessor synchronization and resource sharing in system-on-programmable chips with softcores

An Application Example of a Run-Time Reconfigurable Embedded System

An evaluation of an FPGA run-time support system

An architecture for dynamically reconfigurable real time audio processing systems

Deterministic Mechanism for Run-time Reconfiguration Activities in an RTOS

Similar Documents

Reconfigurable Microkernel-based RTOS: Mechanisms and Methods for Run-Time Reconfiguration

FPGA-Based Runtime Adaptive Multiprocessor Approach for Embedded High Performance Computing Applications

Placement of Intermodule Connections on Partially Reconfigurable Devices

Runtime reconfiguration of custom instructions for real-time embedded systems

Framework for performance analysis of RTOS-enabled embedded systems on FPGA

Support for multiprocessor synchronization and resource sharing in system-on-programmable chips with softcores

An Application Example of a Run-Time Reconfigurable Embedded System

An evaluation of an FPGA run-time support system

An architecture for dynamically reconfigurable real time audio processing systems

Deterministic Mechanism for Run-time Reconfiguration Activities in an RTOS