NDLI: The improved lifting scheme and novel reconfigurable VLSI architecture for the 5/3 and 9/7 wavelet filters

Content Provider	IEEE Xplore Digital Library
Author	Chengyi Xiong Sheng Zheng Jinwen Tian Jian Liu Chengyi Xiong
Copyright Year	2004
Description	Author affiliation: Key Lab. of Educ. Minist. for Image Process. & Intelligent Control, Huazhong Univ. of Sci. & Technol., Wuhan, China (Chengyi Xiong; Sheng Zheng; Jinwen Tian; Jian Liu)
Abstract	A novel VLSI architecture based on an improved lifting algorithm, which can be reconfigurable for 5/3 and 9/7 wavelet transforms, is proposed. The improved lifting algorithm, exploiting the parallelism of multiplication and addition operations based on the conventional lifting scheme, efficiently reduces the critical path delay. Systolic and the embedded pipeline techniques are adopted to optimize the design of the architecture, which significantly reduces the hardware complexity and power consumption of the design. Moreover, the proposed architecture works in a serial input fashion, with the result that the accessed memory needs only a single read port and a single write port, and can be easily extended to the implementation of a line-based architecture for 2D DWT.
Sponsorship	Ministry of Educ. (MOE) of PR China City Univ. of Hong Kong K.C. Wong Educ. Found
Starting Page	728
Ending Page	732
File Size	255735
Page Count	5
File Format	PDF
ISBN	0780386477
DOI	10.1109/ICCCAS.2004.1346284
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-06-27
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wavelet transforms Energy consumption Filters Pipelines Very large scale integration Read-write memory Hardware Discrete wavelet transforms Delay Design optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

VLSI Architectures for Lifting-Based Discrete Wavelet Packet Transform

Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform

Modified lifting algorithm and VLSI architecture for the 9/7 wavelet filters

An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform

A novel VLSI architecture for 2-D discrete wavelet transform

An Efficient Algorithm for 9-7 Discrete Wavelet Transform Based on Fragment Look-up Table

A fast VLSI architecture for two-dimensional discrete wavelet transform based on lifting scheme [image compression applications]

An efficient VLSI architecture for discrete wavelet transform based on the daubechies architecture

Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT

The improved lifting scheme and novel reconfigurable VLSI architecture for the 5/3 and 9/7 wavelet filters

Similar Documents

VLSI Architectures for Lifting-Based Discrete Wavelet Packet Transform

Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform

Modified lifting algorithm and VLSI architecture for the 9/7 wavelet filters

An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform

A novel VLSI architecture for 2-D discrete wavelet transform

An Efficient Algorithm for 9-7 Discrete Wavelet Transform Based on Fragment Look-up Table

A fast VLSI architecture for two-dimensional discrete wavelet transform based on lifting scheme [image compression applications]

An efficient VLSI architecture for discrete wavelet transform based on the daubechies architecture

Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT

The improved lifting scheme and novel reconfigurable VLSI architecture for the 5/3 and 9/7 wavelet filters