NDLI: Exploiting tightly-coupled cores

Content Provider	IEEE Xplore Digital Library
Author	Bates, D. Bradbury, A. Koltes, A. Mullins, R.
Copyright Year	2013
Description	Author affiliation: Comput. Lab., Univ. of Cambridge, Cambridge, UK (Bates, D.; Bradbury, A.; Koltes, A.; Mullins, R.)
Abstract	The individual processors of a chip-multiprocessor traditionally have rigid boundaries. Inter-core communication is only possible via memory and control over a core's resources is localised. Specialisation necessary to meet today's challenging energy targets is typically provided through the provision of a range of processor types and accelerators. An alternative approach is to permit specialisation by tailoring the way a large number of homogeneous cores are used. The approach here is to relax processor boundaries, create a richer mix of inter-core communication mechanisms and provide finer-grain control over, and access to, the resources of each core. We evaluate one such design, called Loki, that aims to support specialisation in software on a homogeneous many-core architecture. We focus on the design of a single 8-core tile, conceived as the building block for a larger many-core system. We explore the tile's ability to support a range of parallelisation opportunities and detail the control and communication mechanisms needed to exploit each core's resources in a flexible manner. Performance and a detailed breakdown of energy usage is provided for a range of benchmarks and configurations.
Starting Page	296
Ending Page	305
File Size	811929
Page Count	10
File Format	PDF
ISBN	9781479901036
DOI	10.1109/SAMOS.2013.6621138
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-07-15
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Program processors Tiles Computer architecture Benchmark testing Registers Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploring instruction caching strategies for tightly-coupled shared-memory clusters

Architecture design space exploration of run-time scalable issue-width processors

Value-Aware low-power register file architecture

CASTED: Core-Adaptive Software Transient Error Detection for Tightly Coupled Cores

An architecture-level approach for mitigating the impact of process variations on extensible processors

Architectural topologies for NoC datapath polymorphic processors

Performance Analysis and Benchmarking of the Intel SCC

Dynamic register promotion of stack variables

A tightly-coupled multi-core cluster with shared-memory HW accelerators

Exploiting tightly-coupled cores

Similar Documents

Exploring instruction caching strategies for tightly-coupled shared-memory clusters

Architecture design space exploration of run-time scalable issue-width processors

Value-Aware low-power register file architecture

CASTED: Core-Adaptive Software Transient Error Detection for Tightly Coupled Cores

An architecture-level approach for mitigating the impact of process variations on extensible processors

Architectural topologies for NoC datapath polymorphic processors

Performance Analysis and Benchmarking of the Intel SCC

Dynamic register promotion of stack variables

A tightly-coupled multi-core cluster with shared-memory HW accelerators

Exploiting tightly-coupled cores