NDLI: Abstraction of polychronous dataflow specifications into mode-automata

Content Provider	IEEE Xplore Digital Library
Author	Ouy, J. Kracht, M. Shukla, S.K.
Copyright Year	2013
Description	Author affiliation: Bradley Dept. of Electr. & Comput. Eng., Virginia Tech, Blacksburg, VA, USA (Ouy, J.; Kracht, M.; Shukla, S.K.)
Abstract	For reactive embedded software - designed by composing existing reactive components - ensuring correctness is not straightforward. The possibility of deadlock across components, mismatch in temporal behaviors at the connected interface signals, etc., could lead to non-reactivity or subtle bugs. Behavioral interface theories have been proposed for checking compatibility of components when reactive modules are being composed. Depending on the models of computation, various intermediate notions of behavioral interfaces may be defined. In the case of polychronous components, the clock relations and the data dependencies at the interfaces are usually used for checking compatibility. However, if the behavior of a component is time variant, these abstractions are insufficient to establish correctness of composition. To capture time varying behavior, we propose to add an automaton based abstraction based on predicates abstraction. This paper describes the extraction of the abstraction, along with proofs of equivalence and the description of a practical implementation of the technique.
Starting Page	33
Ending Page	40
File Size	1468919
Page Count	8
File Format	PDF
ISBN	9781479901036
DOI	10.1109/SAMOS.2013.6621103
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-07-15
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer bugs Automata Process control System recovery Synchronization Adders Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Precise deadlock detection for polychronous data-flow specifications

Resource-Constrained Optimal Scheduling of Synchronous Dataflow Graphs via Timed Automata

Polychronous mode automata

Finding the causes of unrealizability of reactive system formal specifications

Modular Design of Conditional Sum Adders Using Quantum-dot Cellular Automata

From timed automata to DEVS models

An Experiment in Automatic Generation of Protocols from HMSCs

Implementing Timed Automata Specifications: The "Sandwich" Approach

Polychronous controller synthesis from MARTE CCSL timing specifications

Abstraction of polychronous dataflow specifications into mode-automata

Similar Documents

Precise deadlock detection for polychronous data-flow specifications

Resource-Constrained Optimal Scheduling of Synchronous Dataflow Graphs via Timed Automata

Polychronous mode automata

Finding the causes of unrealizability of reactive system formal specifications

Modular Design of Conditional Sum Adders Using Quantum-dot Cellular Automata

From timed automata to DEVS models

An Experiment in Automatic Generation of Protocols from HMSCs

Implementing Timed Automata Specifications: The "Sandwich" Approach

Polychronous controller synthesis from MARTE CCSL timing specifications

Abstraction of polychronous dataflow specifications into mode-automata