NDLI: Exploring the effect of LUT and arity size on a tree-based application specific inflexible FPGA

Content Provider	IEEE Xplore Digital Library
Author	Farooq, U. Parvez, H. Amouri, E. Mehrez, H. Marrakchi, Z.
Copyright Year	2011
Description	Author affiliation: FLEXRAS Technologies, Paris, France (Marrakchi, Z.) \|\| LIP6, UPMC Paris, France (Farooq, U.; Parvez, H.; Amouri, E.; Mehrez, H.)
Abstract	An application specific inflexible FPGA (ASIF) is an FPGA with reduced flexibility and improved density. An ASIF is reduced from an FPGA for a predefined set of applications that operate at mutually exclusive times. This work presents a new tree-based ASIF and uses a set of 16 MCNC benchmarks to explore the effect of lookup table (LUT) and arity size on it and results are then compared with those of mesh-based ASIF. For tree-based ASIF, LUT size is varied from 3 to 7 while arity size is varied from 4 to 8 and 16. Experimental results show that smaller LUTs with higher arity sizes produce good area results but poor performance results. Finally experimental results show that LUT 4 with arity 16 gives best area-delay product and compared to mesh-based ASIF, this combination gives 12% routing area gain.
Starting Page	1
Ending Page	6
File Size	2409690
Page Count	6
File Format	PDF
ISBN	9781612848990
e-ISBN	9781612849003
DOI	10.1109/DTIS.2011.5941426
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-04-06
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Routing Table lookup Partitioning algorithms Field programmable gate arrays Optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The Effect of LUT and Cluster Size on a Tree Based FPGA Architecture

Power optimization of LUT based FPGA circuits

ASIF: Application Specific Inflexible FPGA

The effect of LUT size on nanometer FPGA architecture

Enhancing FPGA Performance for Arithmetic Circuits

Carry circuitry for LUT-based FPGA

Exploring FPGA technology mapping for fracturable LUT minimization

FPGA PUF Based on Programmable LUT Delays

Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation

Exploring the effect of LUT and arity size on a tree-based application specific inflexible FPGA

Similar Documents

The Effect of LUT and Cluster Size on a Tree Based FPGA Architecture

Power optimization of LUT based FPGA circuits

ASIF: Application Specific Inflexible FPGA

The effect of LUT size on nanometer FPGA architecture

Enhancing FPGA Performance for Arithmetic Circuits

Carry circuitry for LUT-based FPGA

Exploring FPGA technology mapping for fracturable LUT minimization

FPGA PUF Based on Programmable LUT Delays

Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation

Exploring the effect of LUT and arity size on a tree-based application specific inflexible FPGA