NDLI: Implementation trade-offs of the density matrix renormalization group algorithm on kilo-processor architectures

Content Provider	IEEE Xplore Digital Library
Author	Nemes, C. Barcza, G. Nagy, Z. Legeza, O. Szolgay, P.
Copyright Year	2013
Description	Author affiliation: Dept. of Theor. Solid State Phys., Wigner Res. Centre for Phys., Budapest, Hungary (Barcza, G.; Legeza, O.) \|\| Fac. of Inf. Technol., Peter Pazmany Catholic Univ., Budapest, Hungary (Nemes, C.; Nagy, Z.; Szolgay, P.)
Abstract	Numerical analysis of strongly correlated quantum lattice models has a great importance in quantum physics. The exponentially growing size of the Hilbert space makes these computations difficult, however sophisticated algorithms have been developed to balance the size of the effective Hilbert space and the accuracy of the simulation. One of these methods is the density matrix renormalization group (DMRG) algorithm which has become the leading numerical tool in the study of low dimensional lattice problems of current interest. In the algorithm a high computational problem can be translated to a list of dense matrix operations, which makes it an ideal application to fully utilize the computing power residing in both current multi-core processors and novel kilo-processor architectures.
Starting Page	1
Ending Page	4
File Size	300550
Page Count	4
File Format	PDF
ISBN	9783000437854
DOI	10.1109/ECCTD.2013.6662251
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-08
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	TU Dresden
Subject Keyword	Graphics processing units Computer architecture Hilbert space Eigenvalues and eigenfunctions Vectors Acceleration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The density matrix renormalization group algorithm on kilo-processor architectures: implementation and

The density matrix renormalization group algorithm on kilo-processor architectures: implementation and trade-offs

GPU Implementation of Inverse Iteration Algorithm for Computing Eigenvectors

Circuit simulation via matrix exponential method for stiffness handling and parallel processing

HLanc: Heterogeneous Parallel Implementation of the Implicitly Restarted Lanczos Method

Power and performance trade-offs for Space Time Adaptive Processing

A novel approach toward parallel implementation of BFS algorithm using graphic processor unit

An implementation of the QR iterations for finding eigenvalues of matrices with CUDA on GPU

Optimized Deep Learning Architectures with Fast Matrix Operation Kernels on Parallel Platform

Implementation trade-offs of the density matrix renormalization group algorithm on kilo-processor architectures

Similar Documents

The density matrix renormalization group algorithm on kilo-processor architectures: implementation and

The density matrix renormalization group algorithm on kilo-processor architectures: implementation and trade-offs

GPU Implementation of Inverse Iteration Algorithm for Computing Eigenvectors

Circuit simulation via matrix exponential method for stiffness handling and parallel processing

HLanc: Heterogeneous Parallel Implementation of the Implicitly Restarted Lanczos Method

Power and performance trade-offs for Space Time Adaptive Processing

A novel approach toward parallel implementation of BFS algorithm using graphic processor unit

An implementation of the QR iterations for finding eigenvalues of matrices with CUDA on GPU

Optimized Deep Learning Architectures with Fast Matrix Operation Kernels on Parallel Platform

Implementation trade-offs of the density matrix renormalization group algorithm on kilo-processor architectures