NDLI: Thermal-electronic integrated logic

Content Provider	IEEE Xplore Digital Library
Author	Mizsei, J. Lappalainen, J. Bein, M.C.
Copyright Year	2013
Description	Author affiliation: Budapest Univ. of Technol. & Econ., Budapest, Hungary (Mizsei, J.; Bein, M.C.) \|\| Univ. of Oulu, Oulu, Finland (Lappalainen, J.)
Abstract	Most of the electrical components (transistors, resistors, etc.) are thermally sensitive elements. Thermal coupling between elements of integrated circuits is a well-known parasitic effect, which must be taken into account in the design process. Here we introduce a new principle for logic gate and logic system operation using thermally sensitive electrical switches, such as vanadium-dioxide $(VO_{2})$ resistors capable for semiconductor-metal transition (SMT) and showing thyristor-like characteristics. A thermally sensitive resistor (formed of $VO_{2}$ for example) integrated with a controllable heating element can be considered as a novel electro-thermal active device: phonsistor. In a thermal-electronic integrated circuit (TELC) formed of phonsistors both the electrical and thermal signals are treated as logic variables. As the thermal time constants decrease with shrinking the geometrical dimensions (scaling down), in the region of a few 10 nm linear measures their value can be comparable with the electrical time constants (100 picoseconds). The tunnel effect limits the scaling down of electron devices; this may stop the size reduction in 10-20 nm for a phonsistor device and 50 nm for complex logic gates. As a TELC gate is basically a bulk type device, it contains less interfaces compared to the conventional VLSI gates, thus scaling down is easier and more effective.
Starting Page	128
Ending Page	134
File Size	1331166
Page Count	7
File Format	PDF
ISBN	9781479922710
e-ISBN	9781479922727
DOI	10.1109/THERMINIC.2013.6675249
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-25
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in