NDLI: Theory and applications of cellular automata for synthesis of easily testable combinational logic

Content Provider	IEEE Xplore Digital Library
Author	Nandi, S. Pal Chaudhuri, P.
Copyright Year	1995
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kharagpur, India (Nandi, S.; Pal Chaudhuri, P.)
Abstract	Characterization of a special class of nongroup CA termed as D1CA has been proposed previously (1993) along with its application for synthesis of easily testable FSM. This paper extends application of the D1CA as an ideal test machine for testing combinational logic (CL) blocks and registers of a circuit. Such a test machine can be conveniently embedded in the data path synthesis phase around the function realized by a CL block and the register feeding the input data to the CL. In the normal mode of operation, the register and the CL realize the intended function. During testing, the D1*CA runs in autonomous mode generating the test vectors and also accumulating test responses. It is sufficient to observe the response only from the leftmost CA cell with aliasing error probability approaching zero value. Experiments conducted on CL benchmarks confirm 100% fault coverage of all stuck-at faults in CL and its associated lines. It does not incur any test generation and test application overheads. Further, test parallelism can be achieved through simultaneous testing of multiple combinational modules in a chip. The scheme provides a cost effective alternative to scan path.
Starting Page	146
Ending Page	152
File Size	743762
Page Count	7
File Format	PDF
ISBN	0818671297
DOI	10.1109/ATS.1995.485330
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-11-23
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic testing Automatic testing Circuit testing Circuit synthesis Registers Circuit faults Application software Logic circuits Built-in self-test Test pattern generators
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in