NDLI: Generic, orthogonal and low-cost March Element based memory BIST

Content Provider	IEEE Xplore Digital Library
Author	van de Goor, A.J. Hamdioui, S. Kukner, H.
Copyright Year	2011
Description	Author affiliation: ComTex, Voorwillenseweg 201, 2807 CA Gouda, The Netherlands (van de Goor, A.J.) \|\| Delft University of Technology, Faculty of EE, Mathematics and CS, Mekelweg 4, 2628 CD Delft, The Netherlands (Hamdioui, S.; Kukner, H.)
Abstract	This paper contributes to the field of MBIST architecture and implementation by addressing the two most area-critical components: the Command Memory (ComMem) and the Address Generator (AddrGen). The ComMem area is minimized by using a novel MBIST architecture, based on the Generic March Element (GME) concept. A GME is a March Element which specifies the required operations and the generic data values; it can be specified independent of the algorithm stresses. The AddrGen area is minimized by using an efficient implementation, based on a single Up-counter and a set of multiplexors. The experimental results show that the proposed MBIST outperforms the existing MBISTs in terms of area, power, speed, and flexibility. E.g., for a 16Kx16-bit memory, the proposed MBIST consumes about 40% less area and operates at least 1.6 times faster than the state-of-the art.
Starting Page	1
Ending Page	10
File Size	566157
Page Count	10
File Format	PDF
ISBN	9781457701535
ISSN	10893539
e-ISBN	9781457701528
DOI	10.1109/TEST.2011.6139148
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Registers Engines Stress Algorithm design and analysis Capacitance-voltage characteristics Delay Radiation detectors Address Generators Memory Testing MBIST Generic March Elements Orthogonality
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MBIST architecture framework based on orthogonal constructs

MBIST for LEON3 processor core cache

Implementation of Concurrent Online MBIST for RFID Memories using March SS Algorithm

Optimizing memory BIST Address Generator implementations

Address Counter Generators for Low Power Memory BIST

An area efficient programmable built-in self-test for embedded memories using an extended address counter

Implementation of Area Efficient Hybrid MBIST for Memory Clusters in Asynchronous SoC

ALU based address generation for RAMs

The data and read/write controller for March-based SRAM diagnostic algorithm MBIST

Generic, orthogonal and low-cost March Element based memory BIST

Similar Documents

MBIST architecture framework based on orthogonal constructs

MBIST for LEON3 processor core cache

Implementation of Concurrent Online MBIST for RFID Memories using March SS Algorithm

Optimizing memory BIST Address Generator implementations

Address Counter Generators for Low Power Memory BIST

An area efficient programmable built-in self-test for embedded memories using an extended address counter

Implementation of Area Efficient Hybrid MBIST for Memory Clusters in Asynchronous SoC

ALU based address generation for RAMs

The data and read/write controller for March-based SRAM diagnostic algorithm MBIST

Generic, orthogonal and low-cost March Element based memory BIST