NDLI: ErrorTracer: a fault simulation-based approach to design error diagnosis

Content Provider	IEEE Xplore Digital Library
Author	Shi-Yu Huang Kwang-Ting Cheng Kuang-Chien Chen Cheng, D.I.
Copyright Year	1997
Description	Author affiliation: Nat. Semicond. Corp., Santa Clara, CA, USA (Shi-Yu Huang)
Abstract	This paper addresses the problem of locating error sources in an erroneous combinational circuit. We use a fault simulation-based technique to approximate each signal's correcting power. The correcting power of a particular signal is measured in terms of the signal's correctable set, namely, the maximum set of erroneous input vectors that can be corrected by re-synthesizing the signal. Only the signals that can correct every erroneous input vector are considered as a potential error source. Our algorithm offers three major advantages over existing methods. First, unlike symbolic approaches, it is applicable for large circuits. Secondly, it delivers more accurate results than other simulation-based approaches because it is based on a more stringent condition for identifying potential error sources. Thirdly, it can be easily generalized to identify multiple errors. Experimental results on diagnosing circuits with one and two random errors are presented to show the effectiveness and efficiency of this new approach.
Starting Page	974
Ending Page	981
File Size	791220
Page Count	8
File Format	PDF
ISBN	0780342097
ISSN	10893539
DOI	10.1109/TEST.1997.639713
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-11-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fault diagnosis Circuit simulation Error correction Circuit faults Combinational circuits Power measurement Particle measurements Very large scale integration Process design Logic
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ErrorTracer: design error diagnosis based on fault simulation techniques

Efficiency improvements for multiple fault diagnosis of combinational circuits

An efficient logical fault diagnosis for combinational circuits using stuck-at fault simulation

Weighted-output based approach for self-checking combinational logic design

PARCRIPT: a very fast combinational fault simulator

Extraction error diagnosis and correction in high-performance designs

Combinational logic synthesis for diversity in duplex systems

Connection error location and correction in combinational circuits

A fault analysis method for synchronous sequential circuits

ErrorTracer: a fault simulation-based approach to design error diagnosis

Similar Documents

ErrorTracer: design error diagnosis based on fault simulation techniques

Efficiency improvements for multiple fault diagnosis of combinational circuits

An efficient logical fault diagnosis for combinational circuits using stuck-at fault simulation

Weighted-output based approach for self-checking combinational logic design

PARCRIPT: a very fast combinational fault simulator

Extraction error diagnosis and correction in high-performance designs

Combinational logic synthesis for diversity in duplex systems

Connection error location and correction in combinational circuits

A fault analysis method for synchronous sequential circuits

ErrorTracer: a fault simulation-based approach to design error diagnosis