NDLI: Fast time-parallel C-based event-driven RTL simulation

Content Provider	IEEE Xplore Digital Library
Author	Ahmad, T.B. Ciesielski, M.
Copyright Year	2014
Description	Author affiliation: ECE Dept., Univ. of Massachusetts Amherst, Amherst, MA, USA (Ahmad, T.B.; Ciesielski, M.)
Abstract	Simulation of the RTL model is one of the first and mandatory steps of the design verification flow. Such a simulation needs to be repeated often due to the changing nature of the design in its early development stages and after consecutive bug fixing. Despite its relatively high level of abstraction, RTL simulation is a very time consuming process, often requiring nightly or week-long regression runs. In this work, we propose an original approach to accelerating RTL simulation that leverages parallelism offered by multi-core machines. However, in contrast to traditional, parallel distributed RTL simulation, the proposed method accelerates RTL simulation in temporal domain by dividing the entire simulation run into independent simulation slices, each to be run on a separate core. It is combined with fast simulation model at ESL level that provides the required initial state for each independent simulation slice. The paper describes the basic idea of the method and provides some initial experimental results showing its effectiveness in improving RTL simulation performance in an automated way.
Sponsorship	IEEE Comput. Soc.
Starting Page	71
Ending Page	76
File Size	347193
Page Count	6
File Format	PDF
ISBN	9781479945603
e-ISBN	9781479945580
DOI	10.1109/DDECS.2014.6868766
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-04-23
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational modeling Mathematical model Integrated circuit modeling Logic gates Multicore processing Hardware Load modeling Testbench Simulation Verfication RTL Verilog ESL C SystemC
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Parallel Multi-core Verilog HDL Simulation Using Domain Partitioning

Optimizing Techniques for Parallel Digital Logic Simulation

Temporal parallel simulation: A fast gate-level HDL simulation using higher level models

Scalable parallel event-driven HDL simulation for multi-cores

Accelerating RTL simulation with GPUs

A Multiway Partitioning Algorithm for Parallel Gate Level Verilog Simulation

MULTES: Multilevel Temporal-Parallel Event-Driven Simulation

Fast time-parallel c-based event-driven rtl simulation.

FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs

Fast time-parallel C-based event-driven RTL simulation

Similar Documents

Parallel Multi-core Verilog HDL Simulation Using Domain Partitioning

Optimizing Techniques for Parallel Digital Logic Simulation

Temporal parallel simulation: A fast gate-level HDL simulation using higher level models

Scalable parallel event-driven HDL simulation for multi-cores

Accelerating RTL simulation with GPUs

A Multiway Partitioning Algorithm for Parallel Gate Level Verilog Simulation

MULTES: Multilevel Temporal-Parallel Event-Driven Simulation

Fast time-parallel c-based event-driven rtl simulation.

FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs

Fast time-parallel C-based event-driven RTL simulation