NDLI: Experiments in attacking FPGA-based embedded systems using differential power analysis

Content Provider	IEEE Xplore Digital Library
Author	Song Sun Zijun Yan Zambreno, J.
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Iowa State Univ., Ames, IA (Song Sun; Zijun Yan; Zambreno, J.)
Abstract	In the decade since the concept was publicly introduced, power analysis attacks on cryptographic systems have become an increasingly studied topic in the computer security community. Research into countermeasures for these cryptographic systems has intensified as well. Experiments have been conducted showing the potential effectiveness of power analysis attacks and preventative techniques on both software (e.g. smartcard, DSP) and hardware (e.g. ASIC, FPGA) processing elements. One key observation that motivates our work is that the majority of the research into power analysis on FPGA-based cryptographic systems has been a) theoretical in nature, b) evaluated through simulation, or c) experimented using custom hardware that does not closely mirror real-world systems. In this paper, we look to bridge this gap between theory and practice by detailing our experience in performing a Differential Power Analysis (DPA) attack on a commercial FPGA development board. We present an automated data acquisition and analysis design for an FPGA-based implementation of the Data Encryption Standard (DES), and discuss some of the challenges and obstacles that we encountered when performing the DPA attack on our chosen commercial platform.
Starting Page	7
Ending Page	12
File Size	184473
Page Count	6
File Format	PDF
ISBN	9781424420292
DOI	10.1109/EIT.2008.4554259
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Embedded system Cryptography Hardware Field programmable gate arrays Performance analysis Computer security Digital signal processing Application specific integrated circuits Analytical models Mirrors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The use of field programmable gate arrays in high performance radar signal processing applications

Implementation of scalable embedded FPGA for SOC

Hardware implementation of the binary method for exponentiation in GF(2/sup m/)

Teaching FPGA security

High-Level Power Estimation of FPGA

FPGA Implementation of an 8-bit Simple Processor

An FPGA implementation and performance evaluation of the seed block cipher

Power Estimation of Embedded Multiplier Blocks in FPGAs

Distributed security schemes for networks

Experiments in attacking FPGA-based embedded systems using differential power analysis

Similar Documents

The use of field programmable gate arrays in high performance radar signal processing applications

Implementation of scalable embedded FPGA for SOC

Hardware implementation of the binary method for exponentiation in GF(2/sup m/)

Teaching FPGA security

High-Level Power Estimation of FPGA

FPGA Implementation of an 8-bit Simple Processor

An FPGA implementation and performance evaluation of the seed block cipher

Power Estimation of Embedded Multiplier Blocks in FPGAs

Distributed security schemes for networks

Experiments in attacking FPGA-based embedded systems using differential power analysis