NDLI: CMOS Ku/K band distributed oscillators using cascade of CPW coupled n-FETs gain cells with record performance of phase noise and Ka-band third harmonic generation technique

Content Provider	IEEE Xplore Digital Library
Author	Bhattacharyya, K.
Copyright Year	2010
Description	Author affiliation: Department of Electrical Engineering, Indian Institute of Technology Bombay, India 400076 (Bhattacharyya, K.)
Abstract	A novel distributed oscillator (DO) is reported with cascade of inductive coplanar waveguide (CPW) coupled two common-source n-FETs, the novel gain-cell of DO. Two common-source n-FETs are connected with each other through a coplanar waveguide only, acting as an on-chip inductor. The design uses 3 stages of n-FETs cascade gain cell, with a bias of 1.4V. This oscillator called OSC-1 operates at K-band frequency 18.40G~z with 10.75dbm power level and the phase noise is a record in an industry standard 0.18pim CMOS technology of -126.857dBc/Hz at 1MHz offset from the carrier. A design modification is reported called OSC-1A and with body biasing of n-FETs from -1.5V to 0.6V, the frequency tuning of this 19.47 GHz D-VCO is 1.16 (18.89 - 20.05) GHz with uniform phase noise performances. With supply voltage variation, the OSC-1A frequency of 19.47 GHZ at 1.8V is tunable up to 18.57 GHz at a bias of 0.9V i.e. 900MHz. With different width of n-FETs, this design can be reused for other frequencies like Ku band frequency of 17.74 GHz with 5.07dBm or K-band frequency of 19.81GHz with 2.41dBm at 1.8V operation. A novel design is proposed for third harmonic generation in DO topology with five stages called OSC-TH, 3rd harmonic frequency of 29.27 GHz in Kaband with -0.3dBm power level is reported, whereas the fundamental is of -12.828dBm at 9.756G~z and 2nd harmonics of -17.289dBm.
Starting Page	1
Ending Page	4
File Size	2591404
Page Count	4
File Format	PDF
ISBN	9781424466887
e-ISBN	9781424466894
DOI	10.1109/WAMICON.2010.5530306
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Gain Harmonic analysis Phase noise Tuning Power system harmonics CMOS integrated circuits Body Bias, Third harmonic, generation, distributed oscillator, RFIC,VCO
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in