NDLI: Short locking time Phase-Locked Loop based on adaptive bandwidth control

Content Provider	IEEE Xplore Digital Library
Author	Zhongjie Guo Longsheng Wu Youbao Liu
Copyright Year	2010
Description	Author affiliation: Xi'an Microelectronic Technology Institute, China (Zhongjie Guo; Longsheng Wu; Youbao Liu)
Abstract	This paper presents a new structure of Phase-Locked Loop (PLL) with slope charge pump current, which is depended on the output of the phase and frequency detector. The proposed PLL consists of a conventional charge pump PLL and a slope current control unit. Once the pulse width of the charging current is widening, the slope control unit increases the charge current linearly. It also ensures a better stability, a shorter locking time, and as a result, a low jitter is obtained. Two PLL circuits are simulated under the same conditions: the first one uses the slope current control and locks after less than 2us with a low rms jitter of 2.05ps, while the second classical PLL locks after 8 us with high jitter.
Starting Page	1
Ending Page	4
File Size	1139115
Page Count	4
File Format	PDF
ISBN	9781424499977
e-ISBN	9781424499984
DOI	10.1109/EDSSC.2010.5713761
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-15
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Time frequency analysis Phase locked loops Frequency conversion Adaptation model Phase frequency detector Petroleum Silicon carbide slope current phase-locked loop loop bandwidth and phase margin phase-frequency detector
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Short locking time FLL and PLL based on a DLL technique

The implementation of an adaptive bandwidth all-digital phase-locked loop

Adaptive sampling frequency based phase locking scheme for single-phase grid converters

Very short locking time PLL based on controlled gain technique

A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops

A fast-locking phase-locked loop using CP control and gated VCO

Fast locking and high accurate current matching phase-locked loop

A low-noise fast-settling phase locked loop with loop bandwidth enhancement

A fast locking digital phase-locked loop using programmable charge pump

Short locking time Phase-Locked Loop based on adaptive bandwidth control

Similar Documents

Short locking time FLL and PLL based on a DLL technique

The implementation of an adaptive bandwidth all-digital phase-locked loop

Adaptive sampling frequency based phase locking scheme for single-phase grid converters

Very short locking time PLL based on controlled gain technique

A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops

A fast-locking phase-locked loop using CP control and gated VCO

Fast locking and high accurate current matching phase-locked loop

A low-noise fast-settling phase locked loop with loop bandwidth enhancement

A fast locking digital phase-locked loop using programmable charge pump

Short locking time Phase-Locked Loop based on adaptive bandwidth control