NDLI: An ATPG Flow to Generate Crosstalk-Aware Path Delay Pattern

Content Provider	IEEE Xplore Digital Library
Author	Asokan, A. Bosio, A. Virazel, A. Dilillo, L. Girard, P. Pravossoudovitch, S.
Copyright Year	2015
Description	Author affiliation: LIRMM, Univ. of Montpellier, Montpellier, France (Asokan, A.; Bosio, A.; Virazel, A.; Dilillo, L.; Girard, P.; Pravossoudovitch, S.)
Abstract	With technology scaling, the growing impact of signal integrity issues imposes significant challenges in integrated circuit testing. They cause delay in the supply and ground networks, cross talk noise between multiple interconnects, variations in substrate and thermal noise parameters of the circuit, etc. Therefore, the consideration of signal integrity issues during pattern generation ensures a better path delay fault coverage. In this paper, we propose a constrained Automatic Test Pattern Generation(ATPG) flow to test path delay fault by simultaneously coupling multiple aggressors surrounding a delay sensitive victim path. This flow uses the most effective aggressors for pattern generation based on cross talk information predetermined from the layout of the circuit. We developed the constrained ATPG flow by customizing the existing scan-based techniques to generate functionally testable path delay faults. The proposed ATPG flow is applied to ITC'99 benchmark circuits. The comparison results with SPICE-based simulations shows the effectiveness of our pattern in determining worst-case path delay and also in terms of computation time.
Starting Page	515
Ending Page	520
File Size	254256
Page Count	6
File Format	PDF
e-ISBN	9781479987191
DOI	10.1109/ISVLSI.2015.99
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-07-08
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delays Automatic test pattern generation Gold Crosstalk Circuit faults Integrated circuit modeling SPICE
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An effective ATPG flow for Gate Delay Faults

XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults

Path delay test in the presence of multi-aggressor crosstalk, power supply noise and ground bounce

ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults

Observability-aware Directed Test Generation for Soft Errors and Crosstalk Faults

On ATPG for multiple aggressor crosstalk faults in presence of gate delays

GPU-based timing-aware test generation for small delay defects

Delay fault ATPG for F-scannable RTL circuits

A Method of Diagnostic Test Generation for Transition Faults

An ATPG Flow to Generate Crosstalk-Aware Path Delay Pattern

Similar Documents

An effective ATPG flow for Gate Delay Faults

XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults

Path delay test in the presence of multi-aggressor crosstalk, power supply noise and ground bounce

ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults

Observability-aware Directed Test Generation for Soft Errors and Crosstalk Faults

On ATPG for multiple aggressor crosstalk faults in presence of gate delays

GPU-based timing-aware test generation for small delay defects

Delay fault ATPG for F-scannable RTL circuits

A Method of Diagnostic Test Generation for Transition Faults

An ATPG Flow to Generate Crosstalk-Aware Path Delay Pattern