NDLI: A Statistical Approach to Probe Chaos from Noise in Analog and Mixed Signal Designs

Content Provider	IEEE Xplore Digital Library
Author	Seghaier, I. Zaki, M.H. Tahar, S.
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, QC, Canada (Seghaier, I.; Zaki, M.H.; Tahar, S.)
Abstract	Chaotic circuits have gained increasing attention in many engineering applications. Qualitative measures such as Lyapunov Exponent (LE) are the most common methods for identifying chaotic behavior. However, the use of these measures is limited due to the short output signal length and its contamination by noise. In this paper, we propose a novel methodology for modeling and detecting chaotic vs stochastic behavior in AMS designs. First, the design is modeled using a system of recurrence equations for analog and digital parts. Second, a surrogate generation method is performed. The obtained surrogates are a typical realization of the circuit output under the hypothesis that the circuits exhibits noise. Next, hypothesis testing with Gaussian Kernel measure as test statistic is conducted over these surrogates and the original circuit output to statistically assess the circuit behavior. The effectiveness of the proposed methodology is illustrated on several AMS circuits such as PLL or Colpitts oscillator. The obtained results show sufficient improvements over the existing methods. For instance, comparing with the LE method, our approach is an order of magnitude faster and provides a more accurate detection of the chaotic circuit behavior.
Starting Page	237
Ending Page	242
File Size	490813
Page Count	6
File Format	PDF
e-ISBN	9781479987191
DOI	10.1109/ISVLSI.2015.101
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-07-08
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Chaotic communication Noise measurement Mathematical model Phase locked loops Integrated circuit modeling Verification Analog and Mixed Signal designs Chaos
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits

Generation of White Noise by Using Chaos in Practical Phase-Locked Loop Integrated Circuit Module

Chaos Synchronization Based on Phase-Locked Loops

Accurate behavioral modeling approach for PLL designs with supply noise effects

Direct signal generation for chaos communication and chaotic measurement by analog PLL

Synchronizing chaos from electronic phase-locked loops

Chaos from two-coupled phase-locked loops

On behavioral model equivalence checking for large analog/mixed signal systems

Simulating phase noise in phase-locked loops with a circuit simulator

A Statistical Approach to Probe Chaos from Noise in Analog and Mixed Signal Designs

Similar Documents

Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits

Generation of White Noise by Using Chaos in Practical Phase-Locked Loop Integrated Circuit Module

Chaos Synchronization Based on Phase-Locked Loops

Accurate behavioral modeling approach for PLL designs with supply noise effects

Direct signal generation for chaos communication and chaotic measurement by analog PLL

Synchronizing chaos from electronic phase-locked loops

Chaos from two-coupled phase-locked loops

On behavioral model equivalence checking for large analog/mixed signal systems

Simulating phase noise in phase-locked loops with a circuit simulator

A Statistical Approach to Probe Chaos from Noise in Analog and Mixed Signal Designs