NDLI: Scheduling for an Embedded Architecture with a Flexible Datapath

Content Provider	IEEE Xplore Digital Library
Author	Schilling, T. Sjalander, M. Larsson-Edefors, P.
Copyright Year	2009
Abstract	Embedded systems put stringent demands on post-fabrication flexibility as well as computing performance efficiency. The FlexSoC scheme approaches the implementation of embedded systems from a general-purpose processor point of view: The FlexCore processor has a datapath whose configuration is under instruction control; in its minimal configuration, the processor represents a simple 5-stage pipeline. However, thanks to a flexible processor interconnect, the FlexCore datapath configuration can be changed at run-time to boost performance for the currently executed code. The consequence of this flexibility is that pipelining is not hard-coded into the datapath, but all instruction scheduling needs to be done by software at compile time. We present a scheduling technique for the FlexCore processor allowing for efficient use of datapath resources over a flexible interconnect. The flexible interconnect indeed offers plenty of opportunities for parallel operations, but it also makes the analysis of instruction dependencies difficult. Thus, we propose to use a SAT-solver to enable the scheduler to efficiently check constraints on computing and communication resources. In an evaluation on four different benchmarks, our scheduler is shown to produce schedules that are as efficient as fine-tuned, manual schedules.
Starting Page	151
Ending Page	156
File Size	253675
Page Count	6
File Format	PDF
ISBN	9781424444083
DOI	10.1109/ISVLSI.2009.6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-13
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Processor scheduling Embedded system Embedded computing Pipeline processing Registers Hardware Computer Society Very large scale integration Computer architecture Control systems FlexSoC instruction scheduling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

VIPER: A 25-MHz, 100-MIPS peak VLIW microprocessor

A Ubiquitous Processor Free from Instruction Scheduling

An architecture for high instruction level parallelism

Stream-interleaved pipelined RISC processor design for SIMD and MIMD system development

A superscalar RISC processor with 160 FPRs for large scale scientific processing

Effective VLSI processor architectures for HLL computers: the RISC approach

A VLSI robotics vector processor for real-time control

VIPER: a VLIW integer microprocessor

SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems

Scheduling for an Embedded Architecture with a Flexible Datapath

Similar Documents

VIPER: A 25-MHz, 100-MIPS peak VLIW microprocessor

A Ubiquitous Processor Free from Instruction Scheduling

An architecture for high instruction level parallelism

Stream-interleaved pipelined RISC processor design for SIMD and MIMD system development

A superscalar RISC processor with 160 FPRs for large scale scientific processing

Effective VLSI processor architectures for HLL computers: the RISC approach

A VLSI robotics vector processor for real-time control

VIPER: a VLIW integer microprocessor

SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems

Scheduling for an Embedded Architecture with a Flexible Datapath