NDLI: Design for diagnosability of linear digital filters using time-space expansion

Content Provider	IEEE Xplore Digital Library
Author	Chatterjee, A. Roy, R.K.
Copyright Year	1994
Description	Author affiliation: Sch. of Electr. and Comput. Eng., Georgia Tech. Res. Inst., Atlanta, GA, USA (Chatterjee, A.)
Abstract	Fault diagnosis in digital signal processing (DSP) circuits is very important for debugging circuit prototypes and chips and for identifying manufacturing process related problems. In this paper, we address the problem of diagnosing failures in digital filters. It is assumed that the circuit response obtained during off-line testing of digital filters is to be used for fault diagnosis. The tests applied to the filter consist of input data patterns generated by a standard test pattern generation algorithm. We propose a design for diagnosability procedure, based on time space expansion of a digital filter, which allows one circuit node in addition to the normal filter output to be externally observable for diagnosability purposes. The diagnosis is performed by measuring the error magnitudes at the observable circuit nodes at different times during application of the test sequence.
Starting Page	48
Ending Page	53
File Size	559486
Page Count	6
File Format	PDF
ISBN	0818654406
DOI	10.1109/VTEST.1994.292335
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-04-25
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital filters Circuit testing Fault diagnosis Digital signal processing chips Test pattern generators Debugging Prototypes Manufacturing processes Signal processing algorithms Performance evaluation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Testing large analog/digital signal processing chips

On random pattern generation with the selfish gene algorithm for testing digital sequential circuits

A diagnostic test pattern generation algorithm

Test pattern generation for worst-case crosstalk faults in DSM chips using Genetic Algorithm

Fault detection in multiple valued logic circuits

Accurate diagnosis of multiple faults

Cost effective signal generators for ADC BIST

A new algorithm for diagnosis-oriented automatic test pattern generation

A fading algorithm for sequential fault diagnosis [logic IC testing]

Design for diagnosability of linear digital filters using time-space expansion

Similar Documents

Testing large analog/digital signal processing chips

On random pattern generation with the selfish gene algorithm for testing digital sequential circuits

A diagnostic test pattern generation algorithm

Test pattern generation for worst-case crosstalk faults in DSM chips using Genetic Algorithm

Fault detection in multiple valued logic circuits

Accurate diagnosis of multiple faults

Cost effective signal generators for ADC BIST

A new algorithm for diagnosis-oriented automatic test pattern generation

A fading algorithm for sequential fault diagnosis [logic IC testing]

Design for diagnosability of linear digital filters using time-space expansion