NDLI: An on-line testable UART implemented using IFIS

Content Provider	IEEE Xplore Digital Library
Author	Yeandel, J. Thulborn, D. Jones, S.
Copyright Year	1997
Description	Author affiliation: Dept. of Electron. & Electr. Eng., Loughborough Univ. of Technol., UK (Yeandel, J.)
Abstract	This paper presents the design of a complex integrated circuit realised through a novel on-line test methodology. The circuit and its exact conventional equivalent both have been realised in FPGA technology. As such it represents one of the more complex designs realised to date using on-line test approaches. The approach used IFIS (If it Fails It Stops) incorporates dual-rail coding of individual data and a handshaking protocol, which substantially simplifies the detection of failure. Details of the IFIS methodology are given. The IFIS and conventional re-design of a commercial UART are reported, focusing on methodological issues as well as size and speed. Output traces are shown for the IFIS UART on FPGA operating under fault-free conditions and with deliberate failures injected.
Starting Page	344
Ending Page	349
File Size	594159
Page Count	6
File Format	PDF
ISBN	0818678100
ISSN	10930167
DOI	10.1109/VTEST.1997.600301
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-04-27
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Circuit faults Field programmable gate arrays Protocols Costs Encoding Electronic equipment testing Integrated circuit testing Integrated circuit technology Design methodology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A VHDL implementation of BIST technique in UART design

Checker Design for On-line Testing of Xilinx FPGA Communication Protocols

On-line testing field programmable analog array circuits

IDDQ testable design of static CMOS PLAs

Obsolete integrated circuit replacement methodology using advanced electronic design automation technology

Logic cell design for on-line testable FPGAs

A new testable design of field programmable logic arrays

An integrated design approach for self-checking FPGAs

Experimental SEU Impact on Digital Design Implemented in FPGAs

An on-line testable UART implemented using IFIS

Similar Documents

A VHDL implementation of BIST technique in UART design

Checker Design for On-line Testing of Xilinx FPGA Communication Protocols

On-line testing field programmable analog array circuits

IDDQ testable design of static CMOS PLAs

Obsolete integrated circuit replacement methodology using advanced electronic design automation technology

Logic cell design for on-line testable FPGAs

A new testable design of field programmable logic arrays

An integrated design approach for self-checking FPGAs

Experimental SEU Impact on Digital Design Implemented in FPGAs

An on-line testable UART implemented using IFIS