NDLI: Testing embedded cores using partial isolation rings

Content Provider	IEEE Xplore Digital Library
Author	Touba, N.A. Pouya, B.
Copyright Year	1997
Description	Author affiliation: Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA (Touba, N.A.)
Abstract	Intellectual property cores pose a significant test challenge. The core supplier may not give any information about the internal logic of the core, but simply provide a set of test vectors for the core which guarantees a particular fault coverage. If the core is embedded within a larger design, then the problem is how to apply the specified test vectors to the core and how to test the user-defined logic around the core. A simple and fast solution is to place a full isolation ring (i.e., boundary scan) around the core, however, the area and performance overhead for this may not be acceptable in many applications. This paper presents a systematic method for designing a partial isolation ring that provides the same fault coverage as a full isolation ring, but avoids adding MUXes on critical timing paths and reduces area overhead. Efficient ATPG techniques are used to analyze the user-defined logic surrounding the core and identify a maximal set of core inputs and outputs (that includes the critical timing paths) that do not need to be included in the partial isolation ring. Several different partial isolation ring selection strategies that vary in computational complexity are described. Experimental results are shown comparing the different strategies.
Starting Page	10
Ending Page	16
File Size	761591
Page Count	7
File Format	PDF
ISBN	0818678100
ISSN	10930167
DOI	10.1109/VTEST.1997.599435
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-04-27
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic testing Circuit faults Bidirectional control Intellectual property Logic design Timing Automatic test pattern generation Pins Controllability Observability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Observing test response of embedded cores through surrounding logic

Probabilistic Testability Measure Before Pseudorandom Test Generation

Design-for-test methodology for non-scan at-speed testing

Partial scan by use of empirical testability

ATPG with efficient testability measures and partial fault simulation

Modifying user-defined logic for test access to embedded cores

Effectiveness of Heuristics Measures for Automatic Test Pattern Generation

Distributed automatic test pattern generation

Automatic test pattern generation from high level specifications

Testing embedded cores using partial isolation rings

Similar Documents

Observing test response of embedded cores through surrounding logic

Probabilistic Testability Measure Before Pseudorandom Test Generation

Design-for-test methodology for non-scan at-speed testing

Partial scan by use of empirical testability

ATPG with efficient testability measures and partial fault simulation

Modifying user-defined logic for test access to embedded cores

Effectiveness of Heuristics Measures for Automatic Test Pattern Generation

Distributed automatic test pattern generation

Automatic test pattern generation from high level specifications

Testing embedded cores using partial isolation rings