NDLI: Run-time Prediction of the Optimal Performance Point in DVS-based Dynamic Thermal Management

Content Provider	IEEE Xplore Digital Library
Author	Junyoung Park Ustun, H.M. Abraham, J.A.
Copyright Year	2012
Abstract	Due to the increasing trend toward greater processor power density and computationally intensive applications, Dynamic Thermal Management (DTM) has become an essential technique in modern processors. Among many DTM techniques, Dynamic Voltage Scaling (DVS) is widely used because of its chief virtue -- a cubic reduction in power at the relatively minor cost of a linear performance penalty. Because this reduction comes at a cost in execution speed, a key point of DVS-based DTM research is how accurately the processor predicts the optimal performance point where it can meet the thermal constraints while also minimizing the performance penalty. In this paper, we propose a new DVS-based DTM technique that makes the prediction of the optimal performance point more accurate. To achieve this, run-time prediction techniques are used and different power compositions due to process variations are considered from a VLSI perspective. The prediction process is performed by referring to one of the Look-Up Tables (LUTs) prepared during design time and also the average clock enable ratio that is dynamically calculated at run time. The simulation results show that we can achieve maximum processor performance while keeping the processor temperature from exceeding the threshold temperature.
Starting Page	155
Ending Page	160
File Size	246430
Page Count	6
File Format	PDF
ISBN	9781467304382
ISSN	10639667
DOI	10.1109/VLSID.2012.63
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-01-07
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Table lookup Voltage control Mathematical model Equations Clocks Monitoring Thermal stresses Run-time Prediction Dynamic Thermal Management (DTM) Dynamic Voltage Scaling (DVS) Optimal Performance Point
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synergistic Temperature and Energy Management in GALS Processor Architectures

On Estimating Optimal Performance of CPU Dynamic Thermal Management

Using MCD-DVS For Dynamic Thermal Management Performance Improvement

On Estimating Optimal Performance of CPU Dynamic Thermal Management (2003)

Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs

An Optimal Analytical Solution for Processor Speed Control with Thermal Constraints

Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs

A Node's Life: Increasing WSN Lifetime by Dynamic Voltage Scaling

USING MCD-DVS FOR DYNAMIC THERMAL MANAGEMENT PERFORMANCE IMPROVEMENT

Run-time Prediction of the Optimal Performance Point in DVS-based Dynamic Thermal Management

Similar Documents

Synergistic Temperature and Energy Management in GALS Processor Architectures

On Estimating Optimal Performance of CPU Dynamic Thermal Management

Using MCD-DVS For Dynamic Thermal Management Performance Improvement

On Estimating Optimal Performance of CPU Dynamic Thermal Management (2003)

Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs

An Optimal Analytical Solution for Processor Speed Control with Thermal Constraints

Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs

A Node's Life: Increasing WSN Lifetime by Dynamic Voltage Scaling

USING MCD-DVS FOR DYNAMIC THERMAL MANAGEMENT PERFORMANCE IMPROVEMENT

Run-time Prediction of the Optimal Performance Point in DVS-based Dynamic Thermal Management