NDLI: Synthesis of reliability models from behavioral-performance models

Content Provider	IEEE Xplore Digital Library
Author	Rao, R. Swaminathan, G. Johnson, B.W. Aylor, J.H.
Copyright Year	1994
Description	Author affiliation: Virginia Univ., Charlottesville, VA, USA (Rao, R.; Swaminathan, G.; Johnson, B.W.; Aylor, J.H.)
Abstract	This paper presents a modeling methodology in which a design-engineer can specify a design using a single model which is capable of encapsulating both the performance and dependability characteristics of a system. The model used by the designer is a simulation-based model in which the behavior of the system under consideration is described using a predefined set of primitive modeling constructs. The behavior and characteristics of each primitive construct are defined by a colored Petri net (CPN) which provides an unambiguous mathematical specification of the construct. Further, each primitive construct has associated with it a VHSIC Hardware Description Language (VHDL) description which has a one-to-one correspondence with the CPN definition of the construct. The primitive constructs presented here provide a modular approach to system level modeling using CPNs. The key feature of the methodology is that a single model is used to study performance, reliability, and behavior. This methodology eliminates the problem of inconsistency between the different models used to perform high-level analysis and trade-offs. Using such an approach, the same model may be used to study the behavior of a system as well as evaluate its performance and reliability characteristics.
Starting Page	292
Ending Page	297
File Size	751633
Page Count	6
File Format	PDF
ISBN	0780317866
DOI	10.1109/RAMS.1994.291123
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-01-24
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Performance analysis Design automation Petri nets Hardware design languages Data engineering Design engineering Design methodology Very high speed integrated circuits Reliability engineering Control system synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Engineering software-more logic synthesis for ASICs

Uninterpreted modeling using the VHSIC hardware description language (VHDL)

Petri net modelling in embedded system design

Research on VHDL RTL synthesis system

A simulation-based approach to integrated performance and reliability modeling using VHDL

Reliability analysis using the ADEPT-REST interface

Modeling for Synthesis with System#

Behavioral synthesis of testable systems with VHDL

A set of behavioral modeling primatives (digital circuit models)

Synthesis of reliability models from behavioral-performance models

Similar Documents

Engineering software-more logic synthesis for ASICs

Uninterpreted modeling using the VHSIC hardware description language (VHDL)

Petri net modelling in embedded system design

Research on VHDL RTL synthesis system

A simulation-based approach to integrated performance and reliability modeling using VHDL

Reliability analysis using the ADEPT-REST interface

Modeling for Synthesis with System#

Behavioral synthesis of testable systems with VHDL

A set of behavioral modeling primatives (digital circuit models)

Synthesis of reliability models from behavioral-performance models